mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-22 10:14:25 +07:00
811f67cc16
Add a phase clock type for HiSilicon SoCs,which supports clk_set_phase operation. Signed-off-by: tianshuliang <tianshuliang@hisilicon.com> Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
19 lines
673 B
Makefile
19 lines
673 B
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
#
|
|
# Hisilicon Clock specific Makefile
|
|
#
|
|
|
|
obj-y += clk.o clkgate-separated.o clkdivider-hi6220.o clk-hisi-phase.o
|
|
|
|
obj-$(CONFIG_ARCH_HI3xxx) += clk-hi3620.o
|
|
obj-$(CONFIG_ARCH_HIP04) += clk-hip04.o
|
|
obj-$(CONFIG_ARCH_HIX5HD2) += clk-hix5hd2.o
|
|
obj-$(CONFIG_COMMON_CLK_HI3516CV300) += crg-hi3516cv300.o
|
|
obj-$(CONFIG_COMMON_CLK_HI3519) += clk-hi3519.o
|
|
obj-$(CONFIG_COMMON_CLK_HI3660) += clk-hi3660.o
|
|
obj-$(CONFIG_COMMON_CLK_HI3798CV200) += crg-hi3798cv200.o
|
|
obj-$(CONFIG_COMMON_CLK_HI6220) += clk-hi6220.o
|
|
obj-$(CONFIG_RESET_HISI) += reset.o
|
|
obj-$(CONFIG_STUB_CLK_HI6220) += clk-hi6220-stub.o
|
|
obj-$(CONFIG_STUB_CLK_HI3660) += clk-hi3660-stub.o
|