mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
e2ce67b2b3
These macros are often used by drivers and there exists already a lot of duplication as ICPU() macro across the drivers. Provide a generic x86 macro for users. Note, as Ingo Molnar pointed out this has a hidden issue when a driver needs to preserve const qualifier. Though, it would be addressed separately at some point. Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Cc: "H. Peter Anvin" <hpa@zytor.com> Cc: Pavel Tatashin <pasha.tatashin@oracle.com> Link: https://lkml.kernel.org/r/20180629193113.84425-2-andriy.shevchenko@linux.intel.com
93 lines
2.9 KiB
C
93 lines
2.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef _ASM_X86_INTEL_FAMILY_H
|
|
#define _ASM_X86_INTEL_FAMILY_H
|
|
|
|
/*
|
|
* "Big Core" Processors (Branded as Core, Xeon, etc...)
|
|
*
|
|
* The "_X" parts are generally the EP and EX Xeons, or the
|
|
* "Extreme" ones, like Broadwell-E.
|
|
*
|
|
* Things ending in "2" are usually because we have no better
|
|
* name for them. There's no processor called "SILVERMONT2".
|
|
*
|
|
* While adding a new CPUID for a new microarchitecture, add a new
|
|
* group to keep logically sorted out in chronological order. Within
|
|
* that group keep the CPUID for the variants sorted by model number.
|
|
*/
|
|
|
|
#define INTEL_FAM6_CORE_YONAH 0x0E
|
|
|
|
#define INTEL_FAM6_CORE2_MEROM 0x0F
|
|
#define INTEL_FAM6_CORE2_MEROM_L 0x16
|
|
#define INTEL_FAM6_CORE2_PENRYN 0x17
|
|
#define INTEL_FAM6_CORE2_DUNNINGTON 0x1D
|
|
|
|
#define INTEL_FAM6_NEHALEM 0x1E
|
|
#define INTEL_FAM6_NEHALEM_G 0x1F /* Auburndale / Havendale */
|
|
#define INTEL_FAM6_NEHALEM_EP 0x1A
|
|
#define INTEL_FAM6_NEHALEM_EX 0x2E
|
|
|
|
#define INTEL_FAM6_WESTMERE 0x25
|
|
#define INTEL_FAM6_WESTMERE_EP 0x2C
|
|
#define INTEL_FAM6_WESTMERE_EX 0x2F
|
|
|
|
#define INTEL_FAM6_SANDYBRIDGE 0x2A
|
|
#define INTEL_FAM6_SANDYBRIDGE_X 0x2D
|
|
#define INTEL_FAM6_IVYBRIDGE 0x3A
|
|
#define INTEL_FAM6_IVYBRIDGE_X 0x3E
|
|
|
|
#define INTEL_FAM6_HASWELL_CORE 0x3C
|
|
#define INTEL_FAM6_HASWELL_X 0x3F
|
|
#define INTEL_FAM6_HASWELL_ULT 0x45
|
|
#define INTEL_FAM6_HASWELL_GT3E 0x46
|
|
|
|
#define INTEL_FAM6_BROADWELL_CORE 0x3D
|
|
#define INTEL_FAM6_BROADWELL_GT3E 0x47
|
|
#define INTEL_FAM6_BROADWELL_X 0x4F
|
|
#define INTEL_FAM6_BROADWELL_XEON_D 0x56
|
|
|
|
#define INTEL_FAM6_SKYLAKE_MOBILE 0x4E
|
|
#define INTEL_FAM6_SKYLAKE_DESKTOP 0x5E
|
|
#define INTEL_FAM6_SKYLAKE_X 0x55
|
|
#define INTEL_FAM6_KABYLAKE_MOBILE 0x8E
|
|
#define INTEL_FAM6_KABYLAKE_DESKTOP 0x9E
|
|
|
|
#define INTEL_FAM6_CANNONLAKE_MOBILE 0x66
|
|
|
|
/* "Small Core" Processors (Atom) */
|
|
|
|
#define INTEL_FAM6_ATOM_PINEVIEW 0x1C
|
|
#define INTEL_FAM6_ATOM_LINCROFT 0x26
|
|
#define INTEL_FAM6_ATOM_PENWELL 0x27
|
|
#define INTEL_FAM6_ATOM_CLOVERVIEW 0x35
|
|
#define INTEL_FAM6_ATOM_CEDARVIEW 0x36
|
|
#define INTEL_FAM6_ATOM_SILVERMONT1 0x37 /* BayTrail/BYT / Valleyview */
|
|
#define INTEL_FAM6_ATOM_SILVERMONT2 0x4D /* Avaton/Rangely */
|
|
#define INTEL_FAM6_ATOM_AIRMONT 0x4C /* CherryTrail / Braswell */
|
|
#define INTEL_FAM6_ATOM_MERRIFIELD 0x4A /* Tangier */
|
|
#define INTEL_FAM6_ATOM_MOOREFIELD 0x5A /* Anniedale */
|
|
#define INTEL_FAM6_ATOM_GOLDMONT 0x5C
|
|
#define INTEL_FAM6_ATOM_DENVERTON 0x5F /* Goldmont Microserver */
|
|
#define INTEL_FAM6_ATOM_GEMINI_LAKE 0x7A
|
|
|
|
/* Xeon Phi */
|
|
|
|
#define INTEL_FAM6_XEON_PHI_KNL 0x57 /* Knights Landing */
|
|
#define INTEL_FAM6_XEON_PHI_KNM 0x85 /* Knights Mill */
|
|
|
|
/* Useful macros */
|
|
#define INTEL_CPU_FAM_ANY(_family, _model, _driver_data) \
|
|
{ \
|
|
.vendor = X86_VENDOR_INTEL, \
|
|
.family = _family, \
|
|
.model = _model, \
|
|
.feature = X86_FEATURE_ANY, \
|
|
.driver_data = (kernel_ulong_t)&_driver_data \
|
|
}
|
|
|
|
#define INTEL_CPU_FAM6(_model, _driver_data) \
|
|
INTEL_CPU_FAM_ANY(6, INTEL_FAM6_##_model, _driver_data)
|
|
|
|
#endif /* _ASM_X86_INTEL_FAMILY_H */
|