mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-26 17:20:53 +07:00
7f9ac7dafe
This adds the UART4 found on the FPGA to the PB1176 DTS file. Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
351 lines
9.1 KiB
Plaintext
351 lines
9.1 KiB
Plaintext
/*
|
|
* Copyright 2014 Linaro Ltd
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include "skeleton.dtsi"
|
|
|
|
/ {
|
|
model = "ARM RealView PB1176";
|
|
compatible = "arm,realview-pb1176";
|
|
|
|
chosen { };
|
|
|
|
aliases {
|
|
serial0 = &pb1176_serial0;
|
|
serial1 = &pb1176_serial1;
|
|
serial2 = &pb1176_serial2;
|
|
serial3 = &pb1176_serial3;
|
|
serial4 = &fpga_serial;
|
|
};
|
|
|
|
memory {
|
|
/* 128 MiB memory @ 0x0 */
|
|
reg = <0x00000000 0x08000000>;
|
|
};
|
|
|
|
xtal24mhz: xtal24mhz@24M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <24000000>;
|
|
};
|
|
|
|
timclk: timclk@1M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
clock-div = <24>;
|
|
clock-mult = <1>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
sspclk: sspclk@24M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
clock-div = <1>;
|
|
clock-mult = <1>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
uartclk: uartclk@24M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
clock-div = <1>;
|
|
clock-mult = <1>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
/* FIXME: this actually hangs off the PLL clocks */
|
|
pclk: pclk@0 {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <0>;
|
|
};
|
|
|
|
soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "arm,realview-pb1176-soc", "simple-bus";
|
|
regmap = <&syscon>;
|
|
ranges;
|
|
|
|
syscon: syscon@10000000 {
|
|
compatible = "arm,realview-pb1176-syscon", "syscon";
|
|
reg = <0x10000000 0x1000>;
|
|
|
|
led@08.0 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x01>;
|
|
label = "versatile:0";
|
|
linux,default-trigger = "heartbeat";
|
|
default-state = "on";
|
|
};
|
|
led@08.1 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x02>;
|
|
label = "versatile:1";
|
|
linux,default-trigger = "mmc0";
|
|
default-state = "off";
|
|
};
|
|
led@08.2 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x04>;
|
|
label = "versatile:2";
|
|
linux,default-trigger = "cpu0";
|
|
default-state = "off";
|
|
};
|
|
led@08.3 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x08>;
|
|
label = "versatile:3";
|
|
default-state = "off";
|
|
};
|
|
led@08.4 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x10>;
|
|
label = "versatile:4";
|
|
default-state = "off";
|
|
};
|
|
led@08.5 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x20>;
|
|
label = "versatile:5";
|
|
default-state = "off";
|
|
};
|
|
led@08.6 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x40>;
|
|
label = "versatile:6";
|
|
default-state = "off";
|
|
};
|
|
led@08.7 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x80>;
|
|
label = "versatile:7";
|
|
default-state = "off";
|
|
};
|
|
};
|
|
|
|
/* Primary DevChip GIC synthesized with the CPU */
|
|
intc_dc1176: interrupt-controller@10120000 {
|
|
compatible = "arm,arm1176jzf-devchip-gic", "arm,arm11mp-gic";
|
|
#interrupt-cells = <3>;
|
|
#address-cells = <1>;
|
|
interrupt-controller;
|
|
reg = <0x10121000 0x1000>,
|
|
<0x10120000 0x100>;
|
|
};
|
|
|
|
L2: l2-cache {
|
|
compatible = "arm,l220-cache";
|
|
reg = <0x10110000 0x1000>;
|
|
interrupt-parent = <&intc_dc1176>;
|
|
interrupts = <0 13 IRQ_TYPE_LEVEL_HIGH>;
|
|
cache-unified;
|
|
cache-level = <2>;
|
|
/*
|
|
* Override default cache size, sets and
|
|
* associativity as these may be erroneously set
|
|
* up by boot loader(s).
|
|
*/
|
|
arm,override-auxreg;
|
|
cache-size = <131072>; // 128kB
|
|
cache-sets = <512>;
|
|
cache-line-size = <32>;
|
|
};
|
|
|
|
pmu {
|
|
compatible = "arm,arm1176-pmu";
|
|
interrupt-parent = <&intc_dc1176>;
|
|
interrupts = <0 7 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
timer01: timer@10104000 {
|
|
compatible = "arm,sp804", "arm,primecell";
|
|
reg = <0x10104000 0x1000>;
|
|
interrupt-parent = <&intc_dc1176>;
|
|
interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>, <0 9 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&timclk>, <&timclk>, <&pclk>;
|
|
clock-names = "timer1", "timer2", "apb_pclk";
|
|
};
|
|
|
|
timer23: timer@10105000 {
|
|
compatible = "arm,sp804", "arm,primecell";
|
|
reg = <0x10105000 0x1000>;
|
|
interrupt-parent = <&intc_dc1176>;
|
|
interrupts = <0 10 IRQ_TYPE_LEVEL_HIGH>;
|
|
arm,sp804-has-irq = <1>;
|
|
clocks = <&timclk>, <&timclk>, <&pclk>;
|
|
clock-names = "timer1", "timer2", "apb_pclk";
|
|
};
|
|
|
|
pb1176_rtc: rtc@10108000 {
|
|
compatible = "arm,pl031", "arm,primecell";
|
|
reg = <0x10108000 0x1000>;
|
|
interrupt-parent = <&intc_dc1176>;
|
|
interrupts = <0 14 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
pb1176_gpio0: gpio@1010a000 {
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
reg = <0x1010a000 0x1000>;
|
|
gpio-controller;
|
|
interrupt-parent = <&intc_dc1176>;
|
|
interrupts = <0 16 IRQ_TYPE_LEVEL_HIGH>;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
pb1176_ssp: ssp@1010b000 {
|
|
compatible = "arm,pl022", "arm,primecell";
|
|
reg = <0x1010b000 0x1000>;
|
|
interrupt-parent = <&intc_dc1176>;
|
|
interrupts = <0 17 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&sspclk>, <&pclk>;
|
|
clock-names = "SSPCLK", "apb_pclk";
|
|
};
|
|
|
|
pb1176_serial0: serial@1010c000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0x1010c000 0x1000>;
|
|
interrupt-parent = <&intc_dc1176>;
|
|
interrupts = <0 18 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&uartclk>, <&pclk>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
|
|
pb1176_serial1: serial@1010d000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0x1010d000 0x1000>;
|
|
interrupt-parent = <&intc_dc1176>;
|
|
interrupts = <0 19 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&uartclk>, <&pclk>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
|
|
pb1176_serial2: serial@1010e000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0x1010e000 0x1000>;
|
|
interrupt-parent = <&intc_dc1176>;
|
|
interrupts = <0 20 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&uartclk>, <&pclk>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
|
|
pb1176_serial3: serial@1010f000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0x1010f000 0x1000>;
|
|
interrupt-parent = <&intc_dc1176>;
|
|
interrupts = <0 21 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&uartclk>, <&pclk>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
};
|
|
|
|
/* These peripherals are inside the FPGA rather than the DevChip */
|
|
fpga {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "simple-bus";
|
|
ranges;
|
|
|
|
fpga_charlcd: charlcd@10008000 {
|
|
compatible = "arm,versatile-lcd";
|
|
reg = <0x10008000 0x1000>;
|
|
interrupt-parent = <&intc_fpga1176>;
|
|
interrupts = <0 7 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
fpga_serial: serial@10009000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0x10009000 0x1000>;
|
|
interrupt-parent = <&intc_fpga1176>;
|
|
interrupts = <0 6 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&uartclk>, <&pclk>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
|
|
/* This GIC on the board is cascaded off the DevChip GIC */
|
|
intc_fpga1176: interrupt-controller@10040000 {
|
|
compatible = "arm,arm1176jzf-devchip-gic", "arm,arm11mp-gic";
|
|
#interrupt-cells = <3>;
|
|
#address-cells = <1>;
|
|
interrupt-controller;
|
|
reg = <0x10041000 0x1000>,
|
|
<0x10040000 0x100>;
|
|
interrupt-parent = <&intc_dc1176>;
|
|
interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
fpga_gpio0: gpio@10014000 {
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
reg = <0x10014000 0x1000>;
|
|
gpio-controller;
|
|
interrupt-parent = <&intc_fpga1176>;
|
|
interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
fpga_gpio1: gpio@10015000 {
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
reg = <0x10015000 0x1000>;
|
|
gpio-controller;
|
|
interrupt-parent = <&intc_fpga1176>;
|
|
interrupts = <0 9 IRQ_TYPE_LEVEL_HIGH>;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
fpga_rtc: rtc@10017000 {
|
|
compatible = "arm,pl031", "arm,primecell";
|
|
reg = <0x10017000 0x1000>;
|
|
interrupt-parent = <&intc_fpga1176>;
|
|
interrupts = <0 25 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
|
|
};
|
|
};
|