mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 09:26:23 +07:00
0649ff58a0
The value of GET_RX_DESC_SWDEC() indicates that if this RX packet requires software decryption or not. And software decryption is required when the packet was encrypted and the hardware failed to decrypt it. So, GET_RX_DESC_SWDEC() is negative does not mean that this packet is decrypted, it might just have no encryption at all. To actually see if the packet is decrypted, driver needs to further check if the hardware has successfully decrypted it, with a specific type of encryption algorithm. Signed-off-by: Ping-Ke Shih <pkshih@realtek.com> Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
53 lines
2.4 KiB
C
53 lines
2.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
|
|
/* Copyright(c) 2018-2019 Realtek Corporation
|
|
*/
|
|
|
|
#ifndef __RTW_RX_H_
|
|
#define __RTW_RX_H_
|
|
|
|
enum rtw_rx_desc_enc {
|
|
RX_DESC_ENC_NONE = 0,
|
|
RX_DESC_ENC_WEP40 = 1,
|
|
RX_DESC_ENC_TKIP_WO_MIC = 2,
|
|
RX_DESC_ENC_TKIP_MIC = 3,
|
|
RX_DESC_ENC_AES = 4,
|
|
RX_DESC_ENC_WEP104 = 5,
|
|
};
|
|
|
|
#define GET_RX_DESC_PHYST(rxdesc) \
|
|
le32_get_bits(*((__le32 *)(rxdesc) + 0x00), BIT(26))
|
|
#define GET_RX_DESC_ICV_ERR(rxdesc) \
|
|
le32_get_bits(*((__le32 *)(rxdesc) + 0x00), BIT(15))
|
|
#define GET_RX_DESC_CRC32(rxdesc) \
|
|
le32_get_bits(*((__le32 *)(rxdesc) + 0x00), BIT(14))
|
|
#define GET_RX_DESC_SWDEC(rxdesc) \
|
|
le32_get_bits(*((__le32 *)(rxdesc) + 0x00), BIT(27))
|
|
#define GET_RX_DESC_C2H(rxdesc) \
|
|
le32_get_bits(*((__le32 *)(rxdesc) + 0x02), BIT(28))
|
|
#define GET_RX_DESC_PKT_LEN(rxdesc) \
|
|
le32_get_bits(*((__le32 *)(rxdesc) + 0x00), GENMASK(13, 0))
|
|
#define GET_RX_DESC_DRV_INFO_SIZE(rxdesc) \
|
|
le32_get_bits(*((__le32 *)(rxdesc) + 0x00), GENMASK(19, 16))
|
|
#define GET_RX_DESC_SHIFT(rxdesc) \
|
|
le32_get_bits(*((__le32 *)(rxdesc) + 0x00), GENMASK(25, 24))
|
|
#define GET_RX_DESC_ENC_TYPE(rxdesc) \
|
|
le32_get_bits(*((__le32 *)(rxdesc) + 0x00), GENMASK(22, 20))
|
|
#define GET_RX_DESC_RX_RATE(rxdesc) \
|
|
le32_get_bits(*((__le32 *)(rxdesc) + 0x03), GENMASK(6, 0))
|
|
#define GET_RX_DESC_MACID(rxdesc) \
|
|
le32_get_bits(*((__le32 *)(rxdesc) + 0x01), GENMASK(6, 0))
|
|
#define GET_RX_DESC_PPDU_CNT(rxdesc) \
|
|
le32_get_bits(*((__le32 *)(rxdesc) + 0x02), GENMASK(30, 29))
|
|
#define GET_RX_DESC_TSFL(rxdesc) \
|
|
le32_get_bits(*((__le32 *)(rxdesc) + 0x05), GENMASK(31, 0))
|
|
|
|
void rtw_rx_stats(struct rtw_dev *rtwdev, struct ieee80211_vif *vif,
|
|
struct sk_buff *skb);
|
|
void rtw_rx_fill_rx_status(struct rtw_dev *rtwdev,
|
|
struct rtw_rx_pkt_stat *pkt_stat,
|
|
struct ieee80211_hdr *hdr,
|
|
struct ieee80211_rx_status *rx_status,
|
|
u8 *phy_status);
|
|
|
|
#endif
|