mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
a126483e82
The 1Gb Macronix chip can have a maximum of 20 bad blocks, while
the 2Gb version has twice as many blocks and therefore the maximum
number of bad blocks is 40.
The 4Gb GigaDevice GD5F4GQ4xA has twice as many blocks as its 2Gb
counterpart and therefore a maximum of 80 bad blocks.
Fixes: 377e517b5f ("mtd: nand: Add max_bad_eraseblocks_per_lun info to memorg")
Reported-by: Emil Lenngren <emil.lenngren@gmail.com>
Signed-off-by: Frieder Schrempf <frieder.schrempf@kontron.de>
Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
151 lines
3.8 KiB
C
151 lines
3.8 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (c) 2018 Macronix
|
|
*
|
|
* Author: Boris Brezillon <boris.brezillon@bootlin.com>
|
|
*/
|
|
|
|
#include <linux/device.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/mtd/spinand.h>
|
|
|
|
#define SPINAND_MFR_MACRONIX 0xC2
|
|
#define MACRONIX_ECCSR_MASK 0x0F
|
|
|
|
static SPINAND_OP_VARIANTS(read_cache_variants,
|
|
SPINAND_PAGE_READ_FROM_CACHE_X4_OP(0, 1, NULL, 0),
|
|
SPINAND_PAGE_READ_FROM_CACHE_X2_OP(0, 1, NULL, 0),
|
|
SPINAND_PAGE_READ_FROM_CACHE_OP(true, 0, 1, NULL, 0),
|
|
SPINAND_PAGE_READ_FROM_CACHE_OP(false, 0, 1, NULL, 0));
|
|
|
|
static SPINAND_OP_VARIANTS(write_cache_variants,
|
|
SPINAND_PROG_LOAD_X4(true, 0, NULL, 0),
|
|
SPINAND_PROG_LOAD(true, 0, NULL, 0));
|
|
|
|
static SPINAND_OP_VARIANTS(update_cache_variants,
|
|
SPINAND_PROG_LOAD_X4(false, 0, NULL, 0),
|
|
SPINAND_PROG_LOAD(false, 0, NULL, 0));
|
|
|
|
static int mx35lfxge4ab_ooblayout_ecc(struct mtd_info *mtd, int section,
|
|
struct mtd_oob_region *region)
|
|
{
|
|
return -ERANGE;
|
|
}
|
|
|
|
static int mx35lfxge4ab_ooblayout_free(struct mtd_info *mtd, int section,
|
|
struct mtd_oob_region *region)
|
|
{
|
|
if (section)
|
|
return -ERANGE;
|
|
|
|
region->offset = 2;
|
|
region->length = mtd->oobsize - 2;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct mtd_ooblayout_ops mx35lfxge4ab_ooblayout = {
|
|
.ecc = mx35lfxge4ab_ooblayout_ecc,
|
|
.free = mx35lfxge4ab_ooblayout_free,
|
|
};
|
|
|
|
static int mx35lf1ge4ab_get_eccsr(struct spinand_device *spinand, u8 *eccsr)
|
|
{
|
|
struct spi_mem_op op = SPI_MEM_OP(SPI_MEM_OP_CMD(0x7c, 1),
|
|
SPI_MEM_OP_NO_ADDR,
|
|
SPI_MEM_OP_DUMMY(1, 1),
|
|
SPI_MEM_OP_DATA_IN(1, eccsr, 1));
|
|
|
|
int ret = spi_mem_exec_op(spinand->spimem, &op);
|
|
if (ret)
|
|
return ret;
|
|
|
|
*eccsr &= MACRONIX_ECCSR_MASK;
|
|
return 0;
|
|
}
|
|
|
|
static int mx35lf1ge4ab_ecc_get_status(struct spinand_device *spinand,
|
|
u8 status)
|
|
{
|
|
struct nand_device *nand = spinand_to_nand(spinand);
|
|
u8 eccsr;
|
|
|
|
switch (status & STATUS_ECC_MASK) {
|
|
case STATUS_ECC_NO_BITFLIPS:
|
|
return 0;
|
|
|
|
case STATUS_ECC_UNCOR_ERROR:
|
|
return -EBADMSG;
|
|
|
|
case STATUS_ECC_HAS_BITFLIPS:
|
|
/*
|
|
* Let's try to retrieve the real maximum number of bitflips
|
|
* in order to avoid forcing the wear-leveling layer to move
|
|
* data around if it's not necessary.
|
|
*/
|
|
if (mx35lf1ge4ab_get_eccsr(spinand, &eccsr))
|
|
return nand->eccreq.strength;
|
|
|
|
if (WARN_ON(eccsr > nand->eccreq.strength || !eccsr))
|
|
return nand->eccreq.strength;
|
|
|
|
return eccsr;
|
|
|
|
default:
|
|
break;
|
|
}
|
|
|
|
return -EINVAL;
|
|
}
|
|
|
|
static const struct spinand_info macronix_spinand_table[] = {
|
|
SPINAND_INFO("MX35LF1GE4AB", 0x12,
|
|
NAND_MEMORG(1, 2048, 64, 64, 1024, 20, 1, 1, 1),
|
|
NAND_ECCREQ(4, 512),
|
|
SPINAND_INFO_OP_VARIANTS(&read_cache_variants,
|
|
&write_cache_variants,
|
|
&update_cache_variants),
|
|
SPINAND_HAS_QE_BIT,
|
|
SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout,
|
|
mx35lf1ge4ab_ecc_get_status)),
|
|
SPINAND_INFO("MX35LF2GE4AB", 0x22,
|
|
NAND_MEMORG(1, 2048, 64, 64, 2048, 40, 2, 1, 1),
|
|
NAND_ECCREQ(4, 512),
|
|
SPINAND_INFO_OP_VARIANTS(&read_cache_variants,
|
|
&write_cache_variants,
|
|
&update_cache_variants),
|
|
SPINAND_HAS_QE_BIT,
|
|
SPINAND_ECCINFO(&mx35lfxge4ab_ooblayout, NULL)),
|
|
};
|
|
|
|
static int macronix_spinand_detect(struct spinand_device *spinand)
|
|
{
|
|
u8 *id = spinand->id.data;
|
|
int ret;
|
|
|
|
/*
|
|
* Macronix SPI NAND read ID needs a dummy byte, so the first byte in
|
|
* raw_id is garbage.
|
|
*/
|
|
if (id[1] != SPINAND_MFR_MACRONIX)
|
|
return 0;
|
|
|
|
ret = spinand_match_and_init(spinand, macronix_spinand_table,
|
|
ARRAY_SIZE(macronix_spinand_table),
|
|
id[2]);
|
|
if (ret)
|
|
return ret;
|
|
|
|
return 1;
|
|
}
|
|
|
|
static const struct spinand_manufacturer_ops macronix_spinand_manuf_ops = {
|
|
.detect = macronix_spinand_detect,
|
|
};
|
|
|
|
const struct spinand_manufacturer macronix_spinand_manufacturer = {
|
|
.id = SPINAND_MFR_MACRONIX,
|
|
.name = "Macronix",
|
|
.ops = ¯onix_spinand_manuf_ops,
|
|
};
|