mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 03:45:20 +07:00
0cdf50a7c6
This patch adds support for the ESTeem 195E Hotfoot SBC. There are several variants of the SBC deployed, single/dual ethernet+serial, and also 4MB/8MB flash variations. In the interest of having a single kernel image boot on all boards, the cuboot shim detects the differences and mangles the DTS tree appropriately. With the exception of the CF interface that was never populated on production boards, this code/DTS supports all boardpop options. Signed-off-by: Solomon Peachy <solomon@linux-wlan.com> Signed-off-by: Josh Boyer <jwboyer@linux.vnet.ibm.com>
134 lines
4.7 KiB
C
134 lines
4.7 KiB
C
/*
|
|
* This interface is used for compatibility with old U-boots *ONLY*.
|
|
* Please do not imitate or extend this.
|
|
*/
|
|
|
|
/*
|
|
* Unfortunately, the ESTeem Hotfoot board uses a mangled version of
|
|
* ppcboot.h for historical reasons, and in the interest of having a
|
|
* mainline kernel boot on the production board+bootloader, this was the
|
|
* least-offensive solution. Please direct all flames to:
|
|
*
|
|
* Solomon Peachy <solomon@linux-wlan.com>
|
|
*
|
|
* (This header is identical to ppcboot.h except for the
|
|
* TARGET_HOTFOOT bits)
|
|
*/
|
|
|
|
/*
|
|
* (C) Copyright 2000, 2001
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __PPCBOOT_H__
|
|
#define __PPCBOOT_H__
|
|
|
|
/*
|
|
* Board information passed to kernel from PPCBoot
|
|
*
|
|
* include/asm-ppc/ppcboot.h
|
|
*/
|
|
|
|
#include "types.h"
|
|
|
|
typedef struct bd_info {
|
|
unsigned long bi_memstart; /* start of DRAM memory */
|
|
unsigned long bi_memsize; /* size of DRAM memory in bytes */
|
|
unsigned long bi_flashstart; /* start of FLASH memory */
|
|
unsigned long bi_flashsize; /* size of FLASH memory */
|
|
unsigned long bi_flashoffset; /* reserved area for startup monitor */
|
|
unsigned long bi_sramstart; /* start of SRAM memory */
|
|
unsigned long bi_sramsize; /* size of SRAM memory */
|
|
#if defined(TARGET_8xx) || defined(TARGET_CPM2) || defined(TARGET_85xx) ||\
|
|
defined(TARGET_83xx)
|
|
unsigned long bi_immr_base; /* base of IMMR register */
|
|
#endif
|
|
#if defined(TARGET_PPC_MPC52xx)
|
|
unsigned long bi_mbar_base; /* base of internal registers */
|
|
#endif
|
|
unsigned long bi_bootflags; /* boot / reboot flag (for LynxOS) */
|
|
unsigned long bi_ip_addr; /* IP Address */
|
|
unsigned char bi_enetaddr[6]; /* Ethernet address */
|
|
#if defined(TARGET_HOTFOOT)
|
|
/* second onboard ethernet port */
|
|
unsigned char bi_enet1addr[6];
|
|
#define HAVE_ENET1ADDR
|
|
#endif /* TARGET_HOOTFOOT */
|
|
unsigned short bi_ethspeed; /* Ethernet speed in Mbps */
|
|
unsigned long bi_intfreq; /* Internal Freq, in MHz */
|
|
unsigned long bi_busfreq; /* Bus Freq, in MHz */
|
|
#if defined(TARGET_CPM2)
|
|
unsigned long bi_cpmfreq; /* CPM_CLK Freq, in MHz */
|
|
unsigned long bi_brgfreq; /* BRG_CLK Freq, in MHz */
|
|
unsigned long bi_sccfreq; /* SCC_CLK Freq, in MHz */
|
|
unsigned long bi_vco; /* VCO Out from PLL, in MHz */
|
|
#endif
|
|
#if defined(TARGET_PPC_MPC52xx)
|
|
unsigned long bi_ipbfreq; /* IPB Bus Freq, in MHz */
|
|
unsigned long bi_pcifreq; /* PCI Bus Freq, in MHz */
|
|
#endif
|
|
unsigned long bi_baudrate; /* Console Baudrate */
|
|
#if defined(TARGET_4xx)
|
|
unsigned char bi_s_version[4]; /* Version of this structure */
|
|
unsigned char bi_r_version[32]; /* Version of the ROM (IBM) */
|
|
unsigned int bi_procfreq; /* CPU (Internal) Freq, in Hz */
|
|
unsigned int bi_plb_busfreq; /* PLB Bus speed, in Hz */
|
|
unsigned int bi_pci_busfreq; /* PCI Bus speed, in Hz */
|
|
unsigned char bi_pci_enetaddr[6]; /* PCI Ethernet MAC address */
|
|
#endif
|
|
#if defined(TARGET_HOTFOOT)
|
|
unsigned int bi_pllouta_freq; /* PLL OUTA speed, in Hz */
|
|
#endif
|
|
#if defined(TARGET_HYMOD)
|
|
hymod_conf_t bi_hymod_conf; /* hymod configuration information */
|
|
#endif
|
|
#if defined(TARGET_EVB64260) || defined(TARGET_405EP) || defined(TARGET_44x) || \
|
|
defined(TARGET_85xx) || defined(TARGET_83xx) || defined(TARGET_HAS_ETH1)
|
|
/* second onboard ethernet port */
|
|
unsigned char bi_enet1addr[6];
|
|
#define HAVE_ENET1ADDR
|
|
#endif
|
|
#if defined(TARGET_EVB64260) || defined(TARGET_440GX) || \
|
|
defined(TARGET_85xx) || defined(TARGET_HAS_ETH2)
|
|
/* third onboard ethernet ports */
|
|
unsigned char bi_enet2addr[6];
|
|
#define HAVE_ENET2ADDR
|
|
#endif
|
|
#if defined(TARGET_440GX) || defined(TARGET_HAS_ETH3)
|
|
/* fourth onboard ethernet ports */
|
|
unsigned char bi_enet3addr[6];
|
|
#define HAVE_ENET3ADDR
|
|
#endif
|
|
#if defined(TARGET_HOTFOOT)
|
|
int bi_phynum[2]; /* Determines phy mapping */
|
|
int bi_phymode[2]; /* Determines phy mode */
|
|
#endif
|
|
#if defined(TARGET_4xx)
|
|
unsigned int bi_opbfreq; /* OB clock in Hz */
|
|
int bi_iic_fast[2]; /* Use fast i2c mode */
|
|
#endif
|
|
#if defined(TARGET_440GX)
|
|
int bi_phynum[4]; /* phy mapping */
|
|
int bi_phymode[4]; /* phy mode */
|
|
#endif
|
|
} bd_t;
|
|
|
|
#define bi_tbfreq bi_intfreq
|
|
|
|
#endif /* __PPCBOOT_H__ */
|