mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-25 03:55:02 +07:00
5ac676ade1
txx9_gpio_init() calls gpiochip_add_data(), which fails with -ENOMEM as
it is called too early in the boot process. This causes all subsequent
GPIO operations to fail silently (before commit 54d77198fd ("gpio:
bail out silently on NULL descriptors") it printed the error message
"gpiod_direction_output_raw: invalid GPIO" on RBTX49[23]7).
Postpone all GPIO setup to .arch_init() time to fix this.
Suggested-by: Atsushi Nemoto <anemo@mba.ocn.ne.jp>
Signed-off-by: Geert Uytterhoeven <geert@linux-m68k.org>
Acked-by: Linus Walleij <linus.walleij@linaro.org>
Cc: linux-mips@linux-mips.org
Cc: linux-gpio@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/14237/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
488 lines
14 KiB
C
488 lines
14 KiB
C
/*
|
|
* TX4938/4937 setup routines
|
|
* Based on linux/arch/mips/txx9/rbtx4938/setup.c,
|
|
* and RBTX49xx patch from CELF patch archive.
|
|
*
|
|
* 2003-2005 (c) MontaVista Software, Inc.
|
|
* (C) Copyright TOSHIBA CORPORATION 2000-2001, 2004-2007
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/ioport.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/param.h>
|
|
#include <linux/ptrace.h>
|
|
#include <linux/mtd/physmap.h>
|
|
#include <linux/platform_device.h>
|
|
#include <asm/reboot.h>
|
|
#include <asm/traps.h>
|
|
#include <asm/txx9irq.h>
|
|
#include <asm/txx9tmr.h>
|
|
#include <asm/txx9pio.h>
|
|
#include <asm/txx9/generic.h>
|
|
#include <asm/txx9/ndfmc.h>
|
|
#include <asm/txx9/dmac.h>
|
|
#include <asm/txx9/tx4938.h>
|
|
|
|
static void __init tx4938_wdr_init(void)
|
|
{
|
|
/* report watchdog reset status */
|
|
if (____raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_WDRST)
|
|
pr_warn("Watchdog reset detected at 0x%lx\n",
|
|
read_c0_errorepc());
|
|
/* clear WatchDogReset (W1C) */
|
|
tx4938_ccfg_set(TX4938_CCFG_WDRST);
|
|
/* do reset on watchdog */
|
|
tx4938_ccfg_set(TX4938_CCFG_WR);
|
|
}
|
|
|
|
void __init tx4938_wdt_init(void)
|
|
{
|
|
txx9_wdt_init(TX4938_TMR_REG(2) & 0xfffffffffULL);
|
|
}
|
|
|
|
static void tx4938_machine_restart(char *command)
|
|
{
|
|
local_irq_disable();
|
|
pr_emerg("Rebooting (with %s watchdog reset)...\n",
|
|
(____raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_WDREXEN) ?
|
|
"external" : "internal");
|
|
/* clear watchdog status */
|
|
tx4938_ccfg_set(TX4938_CCFG_WDRST); /* W1C */
|
|
txx9_wdt_now(TX4938_TMR_REG(2) & 0xfffffffffULL);
|
|
while (!(____raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_WDRST))
|
|
;
|
|
mdelay(10);
|
|
if (____raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_WDREXEN) {
|
|
pr_emerg("Rebooting (with internal watchdog reset)...\n");
|
|
/* External WDRST failed. Do internal watchdog reset */
|
|
tx4938_ccfg_clear(TX4938_CCFG_WDREXEN);
|
|
}
|
|
/* fallback */
|
|
(*_machine_halt)();
|
|
}
|
|
|
|
void show_registers(struct pt_regs *regs);
|
|
static int tx4938_be_handler(struct pt_regs *regs, int is_fixup)
|
|
{
|
|
int data = regs->cp0_cause & 4;
|
|
console_verbose();
|
|
pr_err("%cBE exception at %#lx\n", data ? 'D' : 'I', regs->cp0_epc);
|
|
pr_err("ccfg:%llx, toea:%llx\n",
|
|
(unsigned long long)____raw_readq(&tx4938_ccfgptr->ccfg),
|
|
(unsigned long long)____raw_readq(&tx4938_ccfgptr->toea));
|
|
#ifdef CONFIG_PCI
|
|
tx4927_report_pcic_status();
|
|
#endif
|
|
show_registers(regs);
|
|
panic("BusError!");
|
|
}
|
|
static void __init tx4938_be_init(void)
|
|
{
|
|
board_be_handler = tx4938_be_handler;
|
|
}
|
|
|
|
static struct resource tx4938_sdram_resource[4];
|
|
static struct resource tx4938_sram_resource;
|
|
|
|
#define TX4938_SRAM_SIZE 0x800
|
|
|
|
void __init tx4938_setup(void)
|
|
{
|
|
int i;
|
|
__u32 divmode;
|
|
unsigned int cpuclk = 0;
|
|
u64 ccfg;
|
|
|
|
txx9_reg_res_init(TX4938_REV_PCODE(), TX4938_REG_BASE,
|
|
TX4938_REG_SIZE);
|
|
set_c0_config(TX49_CONF_CWFON);
|
|
|
|
/* SDRAMC,EBUSC are configured by PROM */
|
|
for (i = 0; i < 8; i++) {
|
|
if (!(TX4938_EBUSC_CR(i) & 0x8))
|
|
continue; /* disabled */
|
|
txx9_ce_res[i].start = (unsigned long)TX4938_EBUSC_BA(i);
|
|
txx9_ce_res[i].end =
|
|
txx9_ce_res[i].start + TX4938_EBUSC_SIZE(i) - 1;
|
|
request_resource(&iomem_resource, &txx9_ce_res[i]);
|
|
}
|
|
|
|
/* clocks */
|
|
ccfg = ____raw_readq(&tx4938_ccfgptr->ccfg);
|
|
if (txx9_master_clock) {
|
|
/* calculate gbus_clock and cpu_clock from master_clock */
|
|
divmode = (__u32)ccfg & TX4938_CCFG_DIVMODE_MASK;
|
|
switch (divmode) {
|
|
case TX4938_CCFG_DIVMODE_8:
|
|
case TX4938_CCFG_DIVMODE_10:
|
|
case TX4938_CCFG_DIVMODE_12:
|
|
case TX4938_CCFG_DIVMODE_16:
|
|
case TX4938_CCFG_DIVMODE_18:
|
|
txx9_gbus_clock = txx9_master_clock * 4; break;
|
|
default:
|
|
txx9_gbus_clock = txx9_master_clock;
|
|
}
|
|
switch (divmode) {
|
|
case TX4938_CCFG_DIVMODE_2:
|
|
case TX4938_CCFG_DIVMODE_8:
|
|
cpuclk = txx9_gbus_clock * 2; break;
|
|
case TX4938_CCFG_DIVMODE_2_5:
|
|
case TX4938_CCFG_DIVMODE_10:
|
|
cpuclk = txx9_gbus_clock * 5 / 2; break;
|
|
case TX4938_CCFG_DIVMODE_3:
|
|
case TX4938_CCFG_DIVMODE_12:
|
|
cpuclk = txx9_gbus_clock * 3; break;
|
|
case TX4938_CCFG_DIVMODE_4:
|
|
case TX4938_CCFG_DIVMODE_16:
|
|
cpuclk = txx9_gbus_clock * 4; break;
|
|
case TX4938_CCFG_DIVMODE_4_5:
|
|
case TX4938_CCFG_DIVMODE_18:
|
|
cpuclk = txx9_gbus_clock * 9 / 2; break;
|
|
}
|
|
txx9_cpu_clock = cpuclk;
|
|
} else {
|
|
if (txx9_cpu_clock == 0)
|
|
txx9_cpu_clock = 300000000; /* 300MHz */
|
|
/* calculate gbus_clock and master_clock from cpu_clock */
|
|
cpuclk = txx9_cpu_clock;
|
|
divmode = (__u32)ccfg & TX4938_CCFG_DIVMODE_MASK;
|
|
switch (divmode) {
|
|
case TX4938_CCFG_DIVMODE_2:
|
|
case TX4938_CCFG_DIVMODE_8:
|
|
txx9_gbus_clock = cpuclk / 2; break;
|
|
case TX4938_CCFG_DIVMODE_2_5:
|
|
case TX4938_CCFG_DIVMODE_10:
|
|
txx9_gbus_clock = cpuclk * 2 / 5; break;
|
|
case TX4938_CCFG_DIVMODE_3:
|
|
case TX4938_CCFG_DIVMODE_12:
|
|
txx9_gbus_clock = cpuclk / 3; break;
|
|
case TX4938_CCFG_DIVMODE_4:
|
|
case TX4938_CCFG_DIVMODE_16:
|
|
txx9_gbus_clock = cpuclk / 4; break;
|
|
case TX4938_CCFG_DIVMODE_4_5:
|
|
case TX4938_CCFG_DIVMODE_18:
|
|
txx9_gbus_clock = cpuclk * 2 / 9; break;
|
|
}
|
|
switch (divmode) {
|
|
case TX4938_CCFG_DIVMODE_8:
|
|
case TX4938_CCFG_DIVMODE_10:
|
|
case TX4938_CCFG_DIVMODE_12:
|
|
case TX4938_CCFG_DIVMODE_16:
|
|
case TX4938_CCFG_DIVMODE_18:
|
|
txx9_master_clock = txx9_gbus_clock / 4; break;
|
|
default:
|
|
txx9_master_clock = txx9_gbus_clock;
|
|
}
|
|
}
|
|
/* change default value to udelay/mdelay take reasonable time */
|
|
loops_per_jiffy = txx9_cpu_clock / HZ / 2;
|
|
|
|
/* CCFG */
|
|
tx4938_wdr_init();
|
|
/* clear BusErrorOnWrite flag (W1C) */
|
|
tx4938_ccfg_set(TX4938_CCFG_BEOW);
|
|
/* enable Timeout BusError */
|
|
if (txx9_ccfg_toeon)
|
|
tx4938_ccfg_set(TX4938_CCFG_TOE);
|
|
|
|
/* DMA selection */
|
|
txx9_clear64(&tx4938_ccfgptr->pcfg, TX4938_PCFG_DMASEL_ALL);
|
|
|
|
/* Use external clock for external arbiter */
|
|
if (!(____raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_PCIARB))
|
|
txx9_clear64(&tx4938_ccfgptr->pcfg, TX4938_PCFG_PCICLKEN_ALL);
|
|
|
|
printk(KERN_INFO "%s -- %dMHz(M%dMHz) CRIR:%08x CCFG:%llx PCFG:%llx\n",
|
|
txx9_pcode_str,
|
|
(cpuclk + 500000) / 1000000,
|
|
(txx9_master_clock + 500000) / 1000000,
|
|
(__u32)____raw_readq(&tx4938_ccfgptr->crir),
|
|
(unsigned long long)____raw_readq(&tx4938_ccfgptr->ccfg),
|
|
(unsigned long long)____raw_readq(&tx4938_ccfgptr->pcfg));
|
|
|
|
printk(KERN_INFO "%s SDRAMC --", txx9_pcode_str);
|
|
for (i = 0; i < 4; i++) {
|
|
__u64 cr = TX4938_SDRAMC_CR(i);
|
|
unsigned long base, size;
|
|
if (!((__u32)cr & 0x00000400))
|
|
continue; /* disabled */
|
|
base = (unsigned long)(cr >> 49) << 21;
|
|
size = (((unsigned long)(cr >> 33) & 0x7fff) + 1) << 21;
|
|
printk(" CR%d:%016llx", i, (unsigned long long)cr);
|
|
tx4938_sdram_resource[i].name = "SDRAM";
|
|
tx4938_sdram_resource[i].start = base;
|
|
tx4938_sdram_resource[i].end = base + size - 1;
|
|
tx4938_sdram_resource[i].flags = IORESOURCE_MEM;
|
|
request_resource(&iomem_resource, &tx4938_sdram_resource[i]);
|
|
}
|
|
printk(" TR:%09llx\n",
|
|
(unsigned long long)____raw_readq(&tx4938_sdramcptr->tr));
|
|
|
|
/* SRAM */
|
|
if (txx9_pcode == 0x4938 && ____raw_readq(&tx4938_sramcptr->cr) & 1) {
|
|
unsigned int size = TX4938_SRAM_SIZE;
|
|
tx4938_sram_resource.name = "SRAM";
|
|
tx4938_sram_resource.start =
|
|
(____raw_readq(&tx4938_sramcptr->cr) >> (39-11))
|
|
& ~(size - 1);
|
|
tx4938_sram_resource.end =
|
|
tx4938_sram_resource.start + TX4938_SRAM_SIZE - 1;
|
|
tx4938_sram_resource.flags = IORESOURCE_MEM;
|
|
request_resource(&iomem_resource, &tx4938_sram_resource);
|
|
}
|
|
|
|
/* TMR */
|
|
/* disable all timers */
|
|
for (i = 0; i < TX4938_NR_TMR; i++)
|
|
txx9_tmr_init(TX4938_TMR_REG(i) & 0xfffffffffULL);
|
|
|
|
/* PIO */
|
|
__raw_writel(0, &tx4938_pioptr->maskcpu);
|
|
__raw_writel(0, &tx4938_pioptr->maskext);
|
|
|
|
if (txx9_pcode == 0x4938) {
|
|
__u64 pcfg = ____raw_readq(&tx4938_ccfgptr->pcfg);
|
|
/* set PCIC1 reset */
|
|
txx9_set64(&tx4938_ccfgptr->clkctr, TX4938_CLKCTR_PCIC1RST);
|
|
if (pcfg & (TX4938_PCFG_ETH0_SEL | TX4938_PCFG_ETH1_SEL)) {
|
|
mdelay(1); /* at least 128 cpu clock */
|
|
/* clear PCIC1 reset */
|
|
txx9_clear64(&tx4938_ccfgptr->clkctr,
|
|
TX4938_CLKCTR_PCIC1RST);
|
|
} else {
|
|
printk(KERN_INFO "%s: stop PCIC1\n", txx9_pcode_str);
|
|
/* stop PCIC1 */
|
|
txx9_set64(&tx4938_ccfgptr->clkctr,
|
|
TX4938_CLKCTR_PCIC1CKD);
|
|
}
|
|
if (!(pcfg & TX4938_PCFG_ETH0_SEL)) {
|
|
printk(KERN_INFO "%s: stop ETH0\n", txx9_pcode_str);
|
|
txx9_set64(&tx4938_ccfgptr->clkctr,
|
|
TX4938_CLKCTR_ETH0RST);
|
|
txx9_set64(&tx4938_ccfgptr->clkctr,
|
|
TX4938_CLKCTR_ETH0CKD);
|
|
}
|
|
if (!(pcfg & TX4938_PCFG_ETH1_SEL)) {
|
|
printk(KERN_INFO "%s: stop ETH1\n", txx9_pcode_str);
|
|
txx9_set64(&tx4938_ccfgptr->clkctr,
|
|
TX4938_CLKCTR_ETH1RST);
|
|
txx9_set64(&tx4938_ccfgptr->clkctr,
|
|
TX4938_CLKCTR_ETH1CKD);
|
|
}
|
|
}
|
|
|
|
_machine_restart = tx4938_machine_restart;
|
|
board_be_init = tx4938_be_init;
|
|
}
|
|
|
|
void __init tx4938_time_init(unsigned int tmrnr)
|
|
{
|
|
if (____raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_TINTDIS)
|
|
txx9_clockevent_init(TX4938_TMR_REG(tmrnr) & 0xfffffffffULL,
|
|
TXX9_IRQ_BASE + TX4938_IR_TMR(tmrnr),
|
|
TXX9_IMCLK);
|
|
}
|
|
|
|
void __init tx4938_sio_init(unsigned int sclk, unsigned int cts_mask)
|
|
{
|
|
int i;
|
|
unsigned int ch_mask = 0;
|
|
|
|
if (__raw_readq(&tx4938_ccfgptr->pcfg) & TX4938_PCFG_ETH0_SEL)
|
|
ch_mask |= 1 << 1; /* disable SIO1 by PCFG setting */
|
|
for (i = 0; i < 2; i++) {
|
|
if ((1 << i) & ch_mask)
|
|
continue;
|
|
txx9_sio_init(TX4938_SIO_REG(i) & 0xfffffffffULL,
|
|
TXX9_IRQ_BASE + TX4938_IR_SIO(i),
|
|
i, sclk, (1 << i) & cts_mask);
|
|
}
|
|
}
|
|
|
|
void __init tx4938_spi_init(int busid)
|
|
{
|
|
txx9_spi_init(busid, TX4938_SPI_REG & 0xfffffffffULL,
|
|
TXX9_IRQ_BASE + TX4938_IR_SPI);
|
|
}
|
|
|
|
void __init tx4938_ethaddr_init(unsigned char *addr0, unsigned char *addr1)
|
|
{
|
|
u64 pcfg = __raw_readq(&tx4938_ccfgptr->pcfg);
|
|
|
|
if (addr0 && (pcfg & TX4938_PCFG_ETH0_SEL))
|
|
txx9_ethaddr_init(TXX9_IRQ_BASE + TX4938_IR_ETH0, addr0);
|
|
if (addr1 && (pcfg & TX4938_PCFG_ETH1_SEL))
|
|
txx9_ethaddr_init(TXX9_IRQ_BASE + TX4938_IR_ETH1, addr1);
|
|
}
|
|
|
|
void __init tx4938_mtd_init(int ch)
|
|
{
|
|
struct physmap_flash_data pdata = {
|
|
.width = TX4938_EBUSC_WIDTH(ch) / 8,
|
|
};
|
|
unsigned long start = txx9_ce_res[ch].start;
|
|
unsigned long size = txx9_ce_res[ch].end - start + 1;
|
|
|
|
if (!(TX4938_EBUSC_CR(ch) & 0x8))
|
|
return; /* disabled */
|
|
txx9_physmap_flash_init(ch, start, size, &pdata);
|
|
}
|
|
|
|
void __init tx4938_ata_init(unsigned int irq, unsigned int shift, int tune)
|
|
{
|
|
struct platform_device *pdev;
|
|
struct resource res[] = {
|
|
{
|
|
/* .start and .end are filled in later */
|
|
.flags = IORESOURCE_MEM,
|
|
}, {
|
|
.start = irq,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
struct tx4938ide_platform_info pdata = {
|
|
.ioport_shift = shift,
|
|
/*
|
|
* The IDE driver should not change bus timings if other ISA
|
|
* devices existed.
|
|
*/
|
|
.gbus_clock = tune ? txx9_gbus_clock : 0,
|
|
};
|
|
u64 ebccr;
|
|
int i;
|
|
|
|
if ((__raw_readq(&tx4938_ccfgptr->pcfg) &
|
|
(TX4938_PCFG_ATA_SEL | TX4938_PCFG_NDF_SEL))
|
|
!= TX4938_PCFG_ATA_SEL)
|
|
return;
|
|
for (i = 0; i < 8; i++) {
|
|
/* check EBCCRn.ISA, EBCCRn.BSZ, EBCCRn.ME */
|
|
ebccr = __raw_readq(&tx4938_ebuscptr->cr[i]);
|
|
if ((ebccr & 0x00f00008) == 0x00e00008)
|
|
break;
|
|
}
|
|
if (i == 8)
|
|
return;
|
|
pdata.ebus_ch = i;
|
|
res[0].start = ((ebccr >> 48) << 20) + 0x10000;
|
|
res[0].end = res[0].start + 0x20000 - 1;
|
|
pdev = platform_device_alloc("tx4938ide", -1);
|
|
if (!pdev ||
|
|
platform_device_add_resources(pdev, res, ARRAY_SIZE(res)) ||
|
|
platform_device_add_data(pdev, &pdata, sizeof(pdata)) ||
|
|
platform_device_add(pdev))
|
|
platform_device_put(pdev);
|
|
}
|
|
|
|
void __init tx4938_ndfmc_init(unsigned int hold, unsigned int spw)
|
|
{
|
|
struct txx9ndfmc_platform_data plat_data = {
|
|
.shift = 1,
|
|
.gbus_clock = txx9_gbus_clock,
|
|
.hold = hold,
|
|
.spw = spw,
|
|
.ch_mask = 1,
|
|
};
|
|
unsigned long baseaddr = TX4938_NDFMC_REG & 0xfffffffffULL;
|
|
|
|
#ifdef __BIG_ENDIAN
|
|
baseaddr += 4;
|
|
#endif
|
|
if ((__raw_readq(&tx4938_ccfgptr->pcfg) &
|
|
(TX4938_PCFG_ATA_SEL|TX4938_PCFG_ISA_SEL|TX4938_PCFG_NDF_SEL)) ==
|
|
TX4938_PCFG_NDF_SEL)
|
|
txx9_ndfmc_init(baseaddr, &plat_data);
|
|
}
|
|
|
|
void __init tx4938_dmac_init(int memcpy_chan0, int memcpy_chan1)
|
|
{
|
|
struct txx9dmac_platform_data plat_data = {
|
|
.have_64bit_regs = true,
|
|
};
|
|
int i;
|
|
|
|
for (i = 0; i < 2; i++) {
|
|
plat_data.memcpy_chan = i ? memcpy_chan1 : memcpy_chan0;
|
|
txx9_dmac_init(i, TX4938_DMA_REG(i) & 0xfffffffffULL,
|
|
TXX9_IRQ_BASE + TX4938_IR_DMA(i, 0),
|
|
&plat_data);
|
|
}
|
|
}
|
|
|
|
void __init tx4938_aclc_init(void)
|
|
{
|
|
u64 pcfg = __raw_readq(&tx4938_ccfgptr->pcfg);
|
|
|
|
if ((pcfg & TX4938_PCFG_SEL2) &&
|
|
!(pcfg & TX4938_PCFG_ETH0_SEL))
|
|
txx9_aclc_init(TX4938_ACLC_REG & 0xfffffffffULL,
|
|
TXX9_IRQ_BASE + TX4938_IR_ACLC,
|
|
1, 0, 1);
|
|
}
|
|
|
|
void __init tx4938_sramc_init(void)
|
|
{
|
|
if (tx4938_sram_resource.start)
|
|
txx9_sramc_init(&tx4938_sram_resource);
|
|
}
|
|
|
|
static void __init tx4938_stop_unused_modules(void)
|
|
{
|
|
__u64 pcfg, rst = 0, ckd = 0;
|
|
char buf[128];
|
|
|
|
buf[0] = '\0';
|
|
local_irq_disable();
|
|
pcfg = ____raw_readq(&tx4938_ccfgptr->pcfg);
|
|
switch (txx9_pcode) {
|
|
case 0x4937:
|
|
if (!(pcfg & TX4938_PCFG_SEL2)) {
|
|
rst |= TX4938_CLKCTR_ACLRST;
|
|
ckd |= TX4938_CLKCTR_ACLCKD;
|
|
strcat(buf, " ACLC");
|
|
}
|
|
break;
|
|
case 0x4938:
|
|
if (!(pcfg & TX4938_PCFG_SEL2) ||
|
|
(pcfg & TX4938_PCFG_ETH0_SEL)) {
|
|
rst |= TX4938_CLKCTR_ACLRST;
|
|
ckd |= TX4938_CLKCTR_ACLCKD;
|
|
strcat(buf, " ACLC");
|
|
}
|
|
if ((pcfg &
|
|
(TX4938_PCFG_ATA_SEL | TX4938_PCFG_ISA_SEL |
|
|
TX4938_PCFG_NDF_SEL))
|
|
!= TX4938_PCFG_NDF_SEL) {
|
|
rst |= TX4938_CLKCTR_NDFRST;
|
|
ckd |= TX4938_CLKCTR_NDFCKD;
|
|
strcat(buf, " NDFMC");
|
|
}
|
|
if (!(pcfg & TX4938_PCFG_SPI_SEL)) {
|
|
rst |= TX4938_CLKCTR_SPIRST;
|
|
ckd |= TX4938_CLKCTR_SPICKD;
|
|
strcat(buf, " SPI");
|
|
}
|
|
break;
|
|
}
|
|
if (rst | ckd) {
|
|
txx9_set64(&tx4938_ccfgptr->clkctr, rst);
|
|
txx9_set64(&tx4938_ccfgptr->clkctr, ckd);
|
|
}
|
|
local_irq_enable();
|
|
if (buf[0])
|
|
pr_info("%s: stop%s\n", txx9_pcode_str, buf);
|
|
}
|
|
|
|
static int __init tx4938_late_init(void)
|
|
{
|
|
if (txx9_pcode != 0x4937 && txx9_pcode != 0x4938)
|
|
return -ENODEV;
|
|
tx4938_stop_unused_modules();
|
|
return 0;
|
|
}
|
|
late_initcall(tx4938_late_init);
|