mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
69 lines
2.3 KiB
C
69 lines
2.3 KiB
C
#ifndef __MACH_MX25_H__
|
|
#define __MACH_MX25_H__
|
|
|
|
#define MX25_AIPS1_BASE_ADDR 0x43f00000
|
|
#define MX25_AIPS1_BASE_ADDR_VIRT 0xfc000000
|
|
#define MX25_AIPS1_SIZE SZ_1M
|
|
#define MX25_AIPS2_BASE_ADDR 0x53f00000
|
|
#define MX25_AIPS2_BASE_ADDR_VIRT 0xfc200000
|
|
#define MX25_AIPS2_SIZE SZ_1M
|
|
#define MX25_AVIC_BASE_ADDR 0x68000000
|
|
#define MX25_AVIC_BASE_ADDR_VIRT 0xfc400000
|
|
#define MX25_AVIC_SIZE SZ_1M
|
|
|
|
#define MX25_I2C1_BASE_ADDR (MX25_AIPS1_BASE_ADDR + 0x80000)
|
|
#define MX25_I2C3_BASE_ADDR (MX25_AIPS1_BASE_ADDR + 0x84000)
|
|
#define MX25_I2C2_BASE_ADDR (MX25_AIPS1_BASE_ADDR + 0x98000)
|
|
#define MX25_CSPI1_BASE_ADDR (MX25_AIPS1_BASE_ADDR + 0xa4000)
|
|
#define MX25_IOMUXC_BASE_ADDR (MX25_AIPS1_BASE_ADDR + 0xac000)
|
|
|
|
#define MX25_CRM_BASE_ADDR (MX25_AIPS2_BASE_ADDR + 0x80000)
|
|
#define MX25_GPT1_BASE_ADDR (MX25_AIPS2_BASE_ADDR + 0x90000)
|
|
#define MX25_WDOG_BASE_ADDR (MX25_AIPS2_BASE_ADDR + 0xdc000)
|
|
|
|
#define MX25_GPIO1_BASE_ADDR_VIRT (MX25_AIPS2_BASE_ADDR_VIRT + 0xcc000)
|
|
#define MX25_GPIO2_BASE_ADDR_VIRT (MX25_AIPS2_BASE_ADDR_VIRT + 0xd0000)
|
|
#define MX25_GPIO3_BASE_ADDR_VIRT (MX25_AIPS2_BASE_ADDR_VIRT + 0xa4000)
|
|
#define MX25_GPIO4_BASE_ADDR_VIRT (MX25_AIPS2_BASE_ADDR_VIRT + 0x9c000)
|
|
|
|
#define MX25_IO_ADDRESS(x) ( \
|
|
IMX_IO_ADDRESS(x, MX25_AIPS1) ?: \
|
|
IMX_IO_ADDRESS(x, MX25_AIPS2) ?: \
|
|
IMX_IO_ADDRESS(x, MX25_AVIC))
|
|
|
|
#define MX25_UART1_BASE_ADDR 0x43f90000
|
|
#define MX25_UART2_BASE_ADDR 0x43f94000
|
|
#define MX25_UART3_BASE_ADDR 0x5000c000
|
|
#define MX25_UART4_BASE_ADDR 0x50008000
|
|
#define MX25_UART5_BASE_ADDR 0x5002c000
|
|
|
|
#define MX25_CSPI3_BASE_ADDR 0x50004000
|
|
#define MX25_CSPI2_BASE_ADDR 0x50010000
|
|
#define MX25_FEC_BASE_ADDR 0x50038000
|
|
#define MX25_NFC_BASE_ADDR 0xbb000000
|
|
#define MX25_DRYICE_BASE_ADDR 0x53ffc000
|
|
#define MX25_LCDC_BASE_ADDR 0x53fbc000
|
|
|
|
#define MX25_INT_CSPI3 0
|
|
#define MX25_INT_I2C1 3
|
|
#define MX25_INT_I2C2 4
|
|
#define MX25_INT_UART4 5
|
|
#define MX25_INT_I2C3 10
|
|
#define MX25_INT_CSPI2 13
|
|
#define MX25_INT_CSPI1 14
|
|
#define MX25_INT_UART3 18
|
|
#define MX25_INT_DRYICE 25
|
|
#define MX25_INT_UART2 32
|
|
#define MX25_INT_NANDFC 33
|
|
#define MX25_INT_LCDC 39
|
|
#define MX25_INT_UART5 40
|
|
#define MX25_INT_UART1 45
|
|
#define MX25_INT_FEC 57
|
|
|
|
#if defined(IMX_NEEDS_DEPRECATED_SYMBOLS)
|
|
#define UART1_BASE_ADDR MX25_UART1_BASE_ADDR
|
|
#define UART2_BASE_ADDR MX25_UART2_BASE_ADDR
|
|
#endif
|
|
|
|
#endif /* ifndef __MACH_MX25_H__ */
|