mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
905e75c46d
We unified the Freescale pci/pcie initialization by changing the fsl_pci to a platform driver. In previous PCI code architecture the initialization routine is called at board_setup_arch stage. Now the initialization is done in probe function which is architectural better. Also It's convenient for adding PM support for PCI controller in later patch. Now we registered pci controllers as platform devices. So we combine two initialization code as one platform driver. Signed-off-by: Jia Hongtao <B38951@freescale.com> Signed-off-by: Li Yang <leoli@freescale.com> Signed-off-by: Chunhe Lan <Chunhe.Lan@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
83 lines
2.1 KiB
C
83 lines
2.1 KiB
C
/*
|
|
* Routines common to most mpc85xx-based boards.
|
|
*
|
|
* This is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#include <linux/of_platform.h>
|
|
|
|
#include <sysdev/cpm2_pic.h>
|
|
|
|
#include "mpc85xx.h"
|
|
|
|
static struct of_device_id __initdata mpc85xx_common_ids[] = {
|
|
{ .type = "soc", },
|
|
{ .compatible = "soc", },
|
|
{ .compatible = "simple-bus", },
|
|
{ .name = "cpm", },
|
|
{ .name = "localbus", },
|
|
{ .compatible = "gianfar", },
|
|
{ .compatible = "fsl,qe", },
|
|
{ .compatible = "fsl,cpm2", },
|
|
{ .compatible = "fsl,srio", },
|
|
/* So that the DMA channel nodes can be probed individually: */
|
|
{ .compatible = "fsl,eloplus-dma", },
|
|
/* For the PMC driver */
|
|
{ .compatible = "fsl,mpc8548-guts", },
|
|
/* Probably unnecessary? */
|
|
{ .compatible = "gpio-leds", },
|
|
/* For all PCI controllers */
|
|
{ .compatible = "fsl,mpc8540-pci", },
|
|
{ .compatible = "fsl,mpc8548-pcie", },
|
|
{ .compatible = "fsl,p1022-pcie", },
|
|
{ .compatible = "fsl,p1010-pcie", },
|
|
{ .compatible = "fsl,p1023-pcie", },
|
|
{ .compatible = "fsl,p4080-pcie", },
|
|
{ .compatible = "fsl,qoriq-pcie-v2.4", },
|
|
{ .compatible = "fsl,qoriq-pcie-v2.3", },
|
|
{ .compatible = "fsl,qoriq-pcie-v2.2", },
|
|
{},
|
|
};
|
|
|
|
int __init mpc85xx_common_publish_devices(void)
|
|
{
|
|
return of_platform_bus_probe(NULL, mpc85xx_common_ids, NULL);
|
|
}
|
|
#ifdef CONFIG_CPM2
|
|
static void cpm2_cascade(unsigned int irq, struct irq_desc *desc)
|
|
{
|
|
struct irq_chip *chip = irq_desc_get_chip(desc);
|
|
int cascade_irq;
|
|
|
|
while ((cascade_irq = cpm2_get_irq()) >= 0)
|
|
generic_handle_irq(cascade_irq);
|
|
|
|
chip->irq_eoi(&desc->irq_data);
|
|
}
|
|
|
|
|
|
void __init mpc85xx_cpm2_pic_init(void)
|
|
{
|
|
struct device_node *np;
|
|
int irq;
|
|
|
|
/* Setup CPM2 PIC */
|
|
np = of_find_compatible_node(NULL, NULL, "fsl,cpm2-pic");
|
|
if (np == NULL) {
|
|
printk(KERN_ERR "PIC init: can not find fsl,cpm2-pic node\n");
|
|
return;
|
|
}
|
|
irq = irq_of_parse_and_map(np, 0);
|
|
if (irq == NO_IRQ) {
|
|
of_node_put(np);
|
|
printk(KERN_ERR "PIC init: got no IRQ for cpm cascade\n");
|
|
return;
|
|
}
|
|
|
|
cpm2_pic_init(np);
|
|
of_node_put(np);
|
|
irq_set_chained_handler(irq, cpm2_cascade);
|
|
}
|
|
#endif
|