mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
29c6584f33
Add a vbus supply regulator phandle, so the PHY can enable the VBUS voltage rail when powering up. Signed-off-by: Lucas Stach <l.stach@pengutronix.de> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
21 lines
597 B
Plaintext
21 lines
597 B
Plaintext
* Freescale i.MX8MQ USB3 PHY binding
|
|
|
|
Required properties:
|
|
- compatible: Should be "fsl,imx8mq-usb-phy"
|
|
- #phys-cells: must be 0 (see phy-bindings.txt in this directory)
|
|
- reg: The base address and length of the registers
|
|
- clocks: phandles to the clocks for each clock listed in clock-names
|
|
- clock-names: must contain "phy"
|
|
|
|
Optional properties:
|
|
- vbus-supply: A phandle to the regulator for USB VBUS.
|
|
|
|
Example:
|
|
usb3_phy0: phy@381f0040 {
|
|
compatible = "fsl,imx8mq-usb-phy";
|
|
reg = <0x381f0040 0x40>;
|
|
clocks = <&clk IMX8MQ_CLK_USB1_PHY_ROOT>;
|
|
clock-names = "phy";
|
|
#phy-cells = <0>;
|
|
};
|