mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-25 19:19:55 +07:00
11e54d35e6
Add a Intel event file for perf. Signed-off-by: Haiyan Song <haiyanx.song@intel.com> Reviewed-by: Kan Liang <kan.liang@linux.intel.com> Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com> Cc: Andi Kleen <ak@linux.intel.com> Cc: Jin Yao <yao.jin@intel.com> Cc: Jiri Olsa <jolsa@kernel.org> Cc: Peter Zijlstra <peterz@infradead.org> Link: http://lkml.kernel.org/r/20190815035942.30602-1-haiyanx.song@intel.com Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
26 lines
1.3 KiB
JSON
26 lines
1.3 KiB
JSON
[
|
|
{
|
|
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0XB7",
|
|
"MSRValue": "0x000000000000010001",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts demand data reads that have any response type.",
|
|
"Offcore": "1"
|
|
},
|
|
{
|
|
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0XB7",
|
|
"MSRValue": "0x000000000000010002",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that have any response type.",
|
|
"Offcore": "1"
|
|
}
|
|
] |