mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-12 15:36:43 +07:00
71472c0c06
Add core support to allow clock implementations to select the best parent clock when rounding a rate, e.g. the one which can provide the closest clock rate to that requested. This is by way of adding a new clock op, determine_rate(), which is like round_rate() but has an extra parameter to allow the clock implementation to optionally select a different parent clock. The core then takes care of reparenting the clock when setting the rate. The parent change takes place with the help of some new private data members. struct clk::new_parent specifies a clock's new parent (NULL indicates no change), and struct clk::new_child specifies a clock's new child (whose new_parent member points back to it). The purpose of these are to allow correct walking of the future tree for notifications prior to actually reparenting any clocks, specifically to skip child clocks who are being reparented to another clock (they will be notified via the new parent), and to include any new child clock. These pointers are set by clk_calc_subtree(), and the new_child pointer gets cleared when a child is actually reparented to avoid duplicate POST_RATE_CHANGE notifications. Each place where round_rate() is called, determine_rate() is checked first and called in preference. This restructures a few of the call sites to simplify the logic into if/else blocks. Signed-off-by: James Hogan <james.hogan@imgtec.com> Reviewed-by: Stephen Boyd <sboyd@codeaurora.org> Cc: Mike Turquette <mturquette@linaro.org> Cc: linux-arm-kernel@lists.infradead.org Signed-off-by: Mike Turquette <mturquette@linaro.org>
213 lines
6.0 KiB
C
213 lines
6.0 KiB
C
/*
|
|
* linux/include/linux/clk-private.h
|
|
*
|
|
* Copyright (c) 2010-2011 Jeremy Kerr <jeremy.kerr@canonical.com>
|
|
* Copyright (C) 2011-2012 Linaro Ltd <mturquette@linaro.org>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#ifndef __LINUX_CLK_PRIVATE_H
|
|
#define __LINUX_CLK_PRIVATE_H
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/list.h>
|
|
|
|
/*
|
|
* WARNING: Do not include clk-private.h from any file that implements struct
|
|
* clk_ops. Doing so is a layering violation!
|
|
*
|
|
* This header exists only to allow for statically initialized clock data. Any
|
|
* static clock data must be defined in a separate file from the logic that
|
|
* implements the clock operations for that same data.
|
|
*/
|
|
|
|
#ifdef CONFIG_COMMON_CLK
|
|
|
|
struct clk {
|
|
const char *name;
|
|
const struct clk_ops *ops;
|
|
struct clk_hw *hw;
|
|
struct clk *parent;
|
|
const char **parent_names;
|
|
struct clk **parents;
|
|
u8 num_parents;
|
|
u8 new_parent_index;
|
|
unsigned long rate;
|
|
unsigned long new_rate;
|
|
struct clk *new_parent;
|
|
struct clk *new_child;
|
|
unsigned long flags;
|
|
unsigned int enable_count;
|
|
unsigned int prepare_count;
|
|
struct hlist_head children;
|
|
struct hlist_node child_node;
|
|
unsigned int notifier_count;
|
|
#ifdef CONFIG_COMMON_CLK_DEBUG
|
|
struct dentry *dentry;
|
|
#endif
|
|
};
|
|
|
|
/*
|
|
* DOC: Basic clock implementations common to many platforms
|
|
*
|
|
* Each basic clock hardware type is comprised of a structure describing the
|
|
* clock hardware, implementations of the relevant callbacks in struct clk_ops,
|
|
* unique flags for that hardware type, a registration function and an
|
|
* alternative macro for static initialization
|
|
*/
|
|
|
|
#define DEFINE_CLK(_name, _ops, _flags, _parent_names, \
|
|
_parents) \
|
|
static struct clk _name = { \
|
|
.name = #_name, \
|
|
.ops = &_ops, \
|
|
.hw = &_name##_hw.hw, \
|
|
.parent_names = _parent_names, \
|
|
.num_parents = ARRAY_SIZE(_parent_names), \
|
|
.parents = _parents, \
|
|
.flags = _flags | CLK_IS_BASIC, \
|
|
}
|
|
|
|
#define DEFINE_CLK_FIXED_RATE(_name, _flags, _rate, \
|
|
_fixed_rate_flags) \
|
|
static struct clk _name; \
|
|
static const char *_name##_parent_names[] = {}; \
|
|
static struct clk_fixed_rate _name##_hw = { \
|
|
.hw = { \
|
|
.clk = &_name, \
|
|
}, \
|
|
.fixed_rate = _rate, \
|
|
.flags = _fixed_rate_flags, \
|
|
}; \
|
|
DEFINE_CLK(_name, clk_fixed_rate_ops, _flags, \
|
|
_name##_parent_names, NULL);
|
|
|
|
#define DEFINE_CLK_GATE(_name, _parent_name, _parent_ptr, \
|
|
_flags, _reg, _bit_idx, \
|
|
_gate_flags, _lock) \
|
|
static struct clk _name; \
|
|
static const char *_name##_parent_names[] = { \
|
|
_parent_name, \
|
|
}; \
|
|
static struct clk *_name##_parents[] = { \
|
|
_parent_ptr, \
|
|
}; \
|
|
static struct clk_gate _name##_hw = { \
|
|
.hw = { \
|
|
.clk = &_name, \
|
|
}, \
|
|
.reg = _reg, \
|
|
.bit_idx = _bit_idx, \
|
|
.flags = _gate_flags, \
|
|
.lock = _lock, \
|
|
}; \
|
|
DEFINE_CLK(_name, clk_gate_ops, _flags, \
|
|
_name##_parent_names, _name##_parents);
|
|
|
|
#define _DEFINE_CLK_DIVIDER(_name, _parent_name, _parent_ptr, \
|
|
_flags, _reg, _shift, _width, \
|
|
_divider_flags, _table, _lock) \
|
|
static struct clk _name; \
|
|
static const char *_name##_parent_names[] = { \
|
|
_parent_name, \
|
|
}; \
|
|
static struct clk *_name##_parents[] = { \
|
|
_parent_ptr, \
|
|
}; \
|
|
static struct clk_divider _name##_hw = { \
|
|
.hw = { \
|
|
.clk = &_name, \
|
|
}, \
|
|
.reg = _reg, \
|
|
.shift = _shift, \
|
|
.width = _width, \
|
|
.flags = _divider_flags, \
|
|
.table = _table, \
|
|
.lock = _lock, \
|
|
}; \
|
|
DEFINE_CLK(_name, clk_divider_ops, _flags, \
|
|
_name##_parent_names, _name##_parents);
|
|
|
|
#define DEFINE_CLK_DIVIDER(_name, _parent_name, _parent_ptr, \
|
|
_flags, _reg, _shift, _width, \
|
|
_divider_flags, _lock) \
|
|
_DEFINE_CLK_DIVIDER(_name, _parent_name, _parent_ptr, \
|
|
_flags, _reg, _shift, _width, \
|
|
_divider_flags, NULL, _lock)
|
|
|
|
#define DEFINE_CLK_DIVIDER_TABLE(_name, _parent_name, \
|
|
_parent_ptr, _flags, _reg, \
|
|
_shift, _width, _divider_flags, \
|
|
_table, _lock) \
|
|
_DEFINE_CLK_DIVIDER(_name, _parent_name, _parent_ptr, \
|
|
_flags, _reg, _shift, _width, \
|
|
_divider_flags, _table, _lock) \
|
|
|
|
#define DEFINE_CLK_MUX(_name, _parent_names, _parents, _flags, \
|
|
_reg, _shift, _width, \
|
|
_mux_flags, _lock) \
|
|
static struct clk _name; \
|
|
static struct clk_mux _name##_hw = { \
|
|
.hw = { \
|
|
.clk = &_name, \
|
|
}, \
|
|
.reg = _reg, \
|
|
.shift = _shift, \
|
|
.mask = BIT(_width) - 1, \
|
|
.flags = _mux_flags, \
|
|
.lock = _lock, \
|
|
}; \
|
|
DEFINE_CLK(_name, clk_mux_ops, _flags, _parent_names, \
|
|
_parents);
|
|
|
|
#define DEFINE_CLK_FIXED_FACTOR(_name, _parent_name, \
|
|
_parent_ptr, _flags, \
|
|
_mult, _div) \
|
|
static struct clk _name; \
|
|
static const char *_name##_parent_names[] = { \
|
|
_parent_name, \
|
|
}; \
|
|
static struct clk *_name##_parents[] = { \
|
|
_parent_ptr, \
|
|
}; \
|
|
static struct clk_fixed_factor _name##_hw = { \
|
|
.hw = { \
|
|
.clk = &_name, \
|
|
}, \
|
|
.mult = _mult, \
|
|
.div = _div, \
|
|
}; \
|
|
DEFINE_CLK(_name, clk_fixed_factor_ops, _flags, \
|
|
_name##_parent_names, _name##_parents);
|
|
|
|
/**
|
|
* __clk_init - initialize the data structures in a struct clk
|
|
* @dev: device initializing this clk, placeholder for now
|
|
* @clk: clk being initialized
|
|
*
|
|
* Initializes the lists in struct clk, queries the hardware for the
|
|
* parent and rate and sets them both.
|
|
*
|
|
* Any struct clk passed into __clk_init must have the following members
|
|
* populated:
|
|
* .name
|
|
* .ops
|
|
* .hw
|
|
* .parent_names
|
|
* .num_parents
|
|
* .flags
|
|
*
|
|
* It is not necessary to call clk_register if __clk_init is used directly with
|
|
* statically initialized clock data.
|
|
*
|
|
* Returns 0 on success, otherwise an error code.
|
|
*/
|
|
int __clk_init(struct device *dev, struct clk *clk);
|
|
|
|
struct clk *__clk_register(struct device *dev, struct clk_hw *hw);
|
|
|
|
#endif /* CONFIG_COMMON_CLK */
|
|
#endif /* CLK_PRIVATE_H */
|