mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 19:25:27 +07:00
9f7d27fa1b
MFC device can be used without any external hardware dependencies (when IOMMU is enabled), so it can be enabled by default (like it has been already done for Exynos 542x platforms). This unifies handling of this device for Exynos3250, Exynos4 and Exynos542x platforms. Board can still include exynos-mfc-reserved-memory.dtsi to enable using this device without IOMMU being enabled. Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: Javier Martinez Canillas <javier@osg.samsung.com> Signed-off-by: Krzysztof Kozlowski <k.kozlowski@samsung.com>
900 lines
21 KiB
Plaintext
900 lines
21 KiB
Plaintext
/*
|
|
* Samsung's Exynos3250 SoC device tree source
|
|
*
|
|
* Copyright (c) 2014 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com
|
|
*
|
|
* Samsung's Exynos3250 SoC device nodes are listed in this file. Exynos3250
|
|
* based board files can include this file and provide values for board specfic
|
|
* bindings.
|
|
*
|
|
* Note: This file does not include device nodes for all the controllers in
|
|
* Exynos3250 SoC. As device tree coverage for Exynos3250 increases, additional
|
|
* nodes can be added to this file.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include "skeleton.dtsi"
|
|
#include "exynos4-cpu-thermal.dtsi"
|
|
#include "exynos-syscon-restart.dtsi"
|
|
#include <dt-bindings/clock/exynos3250.h>
|
|
|
|
/ {
|
|
compatible = "samsung,exynos3250";
|
|
interrupt-parent = <&gic>;
|
|
|
|
aliases {
|
|
pinctrl0 = &pinctrl_0;
|
|
pinctrl1 = &pinctrl_1;
|
|
mshc0 = &mshc_0;
|
|
mshc1 = &mshc_1;
|
|
mshc2 = &mshc_2;
|
|
spi0 = &spi_0;
|
|
spi1 = &spi_1;
|
|
i2c0 = &i2c_0;
|
|
i2c1 = &i2c_1;
|
|
i2c2 = &i2c_2;
|
|
i2c3 = &i2c_3;
|
|
i2c4 = &i2c_4;
|
|
i2c5 = &i2c_5;
|
|
i2c6 = &i2c_6;
|
|
i2c7 = &i2c_7;
|
|
serial0 = &serial_0;
|
|
serial1 = &serial_1;
|
|
serial2 = &serial_2;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu0: cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a7";
|
|
reg = <0>;
|
|
clock-frequency = <1000000000>;
|
|
clocks = <&cmu CLK_ARM_CLK>;
|
|
clock-names = "cpu";
|
|
#cooling-cells = <2>;
|
|
|
|
operating-points = <
|
|
1000000 1150000
|
|
900000 1112500
|
|
800000 1075000
|
|
700000 1037500
|
|
600000 1000000
|
|
500000 962500
|
|
400000 925000
|
|
300000 887500
|
|
200000 850000
|
|
100000 850000
|
|
>;
|
|
};
|
|
|
|
cpu1: cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a7";
|
|
reg = <1>;
|
|
clock-frequency = <1000000000>;
|
|
};
|
|
};
|
|
|
|
soc: soc {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
fixed-rate-clocks {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
xusbxti: clock@0 {
|
|
compatible = "fixed-clock";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0>;
|
|
clock-frequency = <0>;
|
|
#clock-cells = <0>;
|
|
clock-output-names = "xusbxti";
|
|
};
|
|
|
|
xxti: clock@1 {
|
|
compatible = "fixed-clock";
|
|
reg = <1>;
|
|
clock-frequency = <0>;
|
|
#clock-cells = <0>;
|
|
clock-output-names = "xxti";
|
|
};
|
|
|
|
xtcxo: clock@2 {
|
|
compatible = "fixed-clock";
|
|
reg = <2>;
|
|
clock-frequency = <0>;
|
|
#clock-cells = <0>;
|
|
clock-output-names = "xtcxo";
|
|
};
|
|
};
|
|
|
|
sysram@02020000 {
|
|
compatible = "mmio-sram";
|
|
reg = <0x02020000 0x40000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0 0x02020000 0x40000>;
|
|
|
|
smp-sysram@0 {
|
|
compatible = "samsung,exynos4210-sysram";
|
|
reg = <0x0 0x1000>;
|
|
};
|
|
|
|
smp-sysram@3f000 {
|
|
compatible = "samsung,exynos4210-sysram-ns";
|
|
reg = <0x3f000 0x1000>;
|
|
};
|
|
};
|
|
|
|
chipid@10000000 {
|
|
compatible = "samsung,exynos4210-chipid";
|
|
reg = <0x10000000 0x100>;
|
|
};
|
|
|
|
sys_reg: syscon@10010000 {
|
|
compatible = "samsung,exynos3-sysreg", "syscon";
|
|
reg = <0x10010000 0x400>;
|
|
};
|
|
|
|
pmu_system_controller: system-controller@10020000 {
|
|
compatible = "samsung,exynos3250-pmu", "syscon";
|
|
reg = <0x10020000 0x4000>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
interrupt-parent = <&gic>;
|
|
};
|
|
|
|
mipi_phy: video-phy {
|
|
compatible = "samsung,s5pv210-mipi-video-phy";
|
|
#phy-cells = <1>;
|
|
syscon = <&pmu_system_controller>;
|
|
};
|
|
|
|
pd_cam: cam-power-domain@10023C00 {
|
|
compatible = "samsung,exynos4210-pd";
|
|
reg = <0x10023C00 0x20>;
|
|
#power-domain-cells = <0>;
|
|
};
|
|
|
|
pd_mfc: mfc-power-domain@10023C40 {
|
|
compatible = "samsung,exynos4210-pd";
|
|
reg = <0x10023C40 0x20>;
|
|
#power-domain-cells = <0>;
|
|
};
|
|
|
|
pd_g3d: g3d-power-domain@10023C60 {
|
|
compatible = "samsung,exynos4210-pd";
|
|
reg = <0x10023C60 0x20>;
|
|
#power-domain-cells = <0>;
|
|
};
|
|
|
|
pd_lcd0: lcd0-power-domain@10023C80 {
|
|
compatible = "samsung,exynos4210-pd";
|
|
reg = <0x10023C80 0x20>;
|
|
#power-domain-cells = <0>;
|
|
};
|
|
|
|
pd_isp: isp-power-domain@10023CA0 {
|
|
compatible = "samsung,exynos4210-pd";
|
|
reg = <0x10023CA0 0x20>;
|
|
#power-domain-cells = <0>;
|
|
};
|
|
|
|
cmu: clock-controller@10030000 {
|
|
compatible = "samsung,exynos3250-cmu";
|
|
reg = <0x10030000 0x20000>;
|
|
#clock-cells = <1>;
|
|
assigned-clocks = <&cmu CLK_MOUT_ACLK_400_MCUISP_SUB>,
|
|
<&cmu CLK_MOUT_ACLK_266_SUB>;
|
|
assigned-clock-parents = <&cmu CLK_FIN_PLL>,
|
|
<&cmu CLK_FIN_PLL>;
|
|
};
|
|
|
|
cmu_dmc: clock-controller@105C0000 {
|
|
compatible = "samsung,exynos3250-cmu-dmc";
|
|
reg = <0x105C0000 0x2000>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
rtc: rtc@10070000 {
|
|
compatible = "samsung,s3c6410-rtc";
|
|
reg = <0x10070000 0x100>;
|
|
interrupts = <0 73 0>, <0 74 0>;
|
|
interrupt-parent = <&pmu_system_controller>;
|
|
status = "disabled";
|
|
};
|
|
|
|
tmu: tmu@100C0000 {
|
|
compatible = "samsung,exynos3250-tmu";
|
|
reg = <0x100C0000 0x100>;
|
|
interrupts = <0 216 0>;
|
|
clocks = <&cmu CLK_TMU_APBIF>;
|
|
clock-names = "tmu_apbif";
|
|
#include "exynos4412-tmu-sensor-conf.dtsi"
|
|
status = "disabled";
|
|
};
|
|
|
|
gic: interrupt-controller@10481000 {
|
|
compatible = "arm,cortex-a15-gic";
|
|
#interrupt-cells = <3>;
|
|
interrupt-controller;
|
|
reg = <0x10481000 0x1000>,
|
|
<0x10482000 0x1000>,
|
|
<0x10484000 0x2000>,
|
|
<0x10486000 0x2000>;
|
|
interrupts = <1 9 0xf04>;
|
|
};
|
|
|
|
mct@10050000 {
|
|
compatible = "samsung,exynos4210-mct";
|
|
reg = <0x10050000 0x800>;
|
|
interrupts = <0 218 0>, <0 219 0>, <0 220 0>, <0 221 0>,
|
|
<0 223 0>, <0 226 0>, <0 227 0>, <0 228 0>;
|
|
clocks = <&cmu CLK_FIN_PLL>, <&cmu CLK_MCT>;
|
|
clock-names = "fin_pll", "mct";
|
|
};
|
|
|
|
pinctrl_1: pinctrl@11000000 {
|
|
compatible = "samsung,exynos3250-pinctrl";
|
|
reg = <0x11000000 0x1000>;
|
|
interrupts = <0 225 0>;
|
|
|
|
wakeup-interrupt-controller {
|
|
compatible = "samsung,exynos4210-wakeup-eint";
|
|
interrupts = <0 48 0>;
|
|
};
|
|
};
|
|
|
|
pinctrl_0: pinctrl@11400000 {
|
|
compatible = "samsung,exynos3250-pinctrl";
|
|
reg = <0x11400000 0x1000>;
|
|
interrupts = <0 240 0>;
|
|
};
|
|
|
|
jpeg: codec@11830000 {
|
|
compatible = "samsung,exynos3250-jpeg";
|
|
reg = <0x11830000 0x1000>;
|
|
interrupts = <0 171 0>;
|
|
clocks = <&cmu CLK_JPEG>, <&cmu CLK_SCLK_JPEG>;
|
|
clock-names = "jpeg", "sclk";
|
|
power-domains = <&pd_cam>;
|
|
assigned-clocks = <&cmu CLK_MOUT_CAM_BLK>, <&cmu CLK_SCLK_JPEG>;
|
|
assigned-clock-rates = <0>, <150000000>;
|
|
assigned-clock-parents = <&cmu CLK_DIV_MPLL_PRE>;
|
|
iommus = <&sysmmu_jpeg>;
|
|
status = "disabled";
|
|
};
|
|
|
|
sysmmu_jpeg: sysmmu@11A60000 {
|
|
compatible = "samsung,exynos-sysmmu";
|
|
reg = <0x11a60000 0x1000>;
|
|
interrupts = <0 156 0>, <0 161 0>;
|
|
clock-names = "sysmmu", "master";
|
|
clocks = <&cmu CLK_SMMUJPEG>, <&cmu CLK_JPEG>;
|
|
power-domains = <&pd_cam>;
|
|
#iommu-cells = <0>;
|
|
};
|
|
|
|
fimd: fimd@11c00000 {
|
|
compatible = "samsung,exynos3250-fimd";
|
|
reg = <0x11c00000 0x30000>;
|
|
interrupt-names = "fifo", "vsync", "lcd_sys";
|
|
interrupts = <0 84 0>, <0 85 0>, <0 86 0>;
|
|
clocks = <&cmu CLK_SCLK_FIMD0>, <&cmu CLK_FIMD0>;
|
|
clock-names = "sclk_fimd", "fimd";
|
|
power-domains = <&pd_lcd0>;
|
|
iommus = <&sysmmu_fimd0>;
|
|
samsung,sysreg = <&sys_reg>;
|
|
status = "disabled";
|
|
};
|
|
|
|
dsi_0: dsi@11C80000 {
|
|
compatible = "samsung,exynos3250-mipi-dsi";
|
|
reg = <0x11C80000 0x10000>;
|
|
interrupts = <0 83 0>;
|
|
samsung,phy-type = <0>;
|
|
power-domains = <&pd_lcd0>;
|
|
phys = <&mipi_phy 1>;
|
|
phy-names = "dsim";
|
|
clocks = <&cmu CLK_DSIM0>, <&cmu CLK_SCLK_MIPI0>;
|
|
clock-names = "bus_clk", "pll_clk";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
sysmmu_fimd0: sysmmu@11E20000 {
|
|
compatible = "samsung,exynos-sysmmu";
|
|
reg = <0x11e20000 0x1000>;
|
|
interrupts = <0 80 0>, <0 81 0>;
|
|
clock-names = "sysmmu", "master";
|
|
clocks = <&cmu CLK_SMMUFIMD0>, <&cmu CLK_FIMD0>;
|
|
power-domains = <&pd_lcd0>;
|
|
#iommu-cells = <0>;
|
|
};
|
|
|
|
hsotg: hsotg@12480000 {
|
|
compatible = "snps,dwc2";
|
|
reg = <0x12480000 0x20000>;
|
|
interrupts = <0 141 0>;
|
|
clocks = <&cmu CLK_USBOTG>;
|
|
clock-names = "otg";
|
|
phys = <&exynos_usbphy 0>;
|
|
phy-names = "usb2-phy";
|
|
status = "disabled";
|
|
};
|
|
|
|
mshc_0: mshc@12510000 {
|
|
compatible = "samsung,exynos5420-dw-mshc";
|
|
reg = <0x12510000 0x1000>;
|
|
interrupts = <0 142 0>;
|
|
clocks = <&cmu CLK_SDMMC0>, <&cmu CLK_SCLK_MMC0>;
|
|
clock-names = "biu", "ciu";
|
|
fifo-depth = <0x80>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
mshc_1: mshc@12520000 {
|
|
compatible = "samsung,exynos5420-dw-mshc";
|
|
reg = <0x12520000 0x1000>;
|
|
interrupts = <0 143 0>;
|
|
clocks = <&cmu CLK_SDMMC1>, <&cmu CLK_SCLK_MMC1>;
|
|
clock-names = "biu", "ciu";
|
|
fifo-depth = <0x80>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
mshc_2: mshc@12530000 {
|
|
compatible = "samsung,exynos5250-dw-mshc";
|
|
reg = <0x12530000 0x1000>;
|
|
interrupts = <0 144 0>;
|
|
clocks = <&cmu CLK_SDMMC2>, <&cmu CLK_SCLK_MMC2>;
|
|
clock-names = "biu", "ciu";
|
|
fifo-depth = <0x80>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
exynos_usbphy: exynos-usbphy@125B0000 {
|
|
compatible = "samsung,exynos3250-usb2-phy";
|
|
reg = <0x125B0000 0x100>;
|
|
samsung,pmureg-phandle = <&pmu_system_controller>;
|
|
clocks = <&cmu CLK_USBOTG>, <&cmu CLK_SCLK_UPLL>;
|
|
clock-names = "phy", "ref";
|
|
#phy-cells = <1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
amba {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
pdma0: pdma@12680000 {
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
reg = <0x12680000 0x1000>;
|
|
interrupts = <0 138 0>;
|
|
clocks = <&cmu CLK_PDMA0>;
|
|
clock-names = "apb_pclk";
|
|
#dma-cells = <1>;
|
|
#dma-channels = <8>;
|
|
#dma-requests = <32>;
|
|
};
|
|
|
|
pdma1: pdma@12690000 {
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
reg = <0x12690000 0x1000>;
|
|
interrupts = <0 139 0>;
|
|
clocks = <&cmu CLK_PDMA1>;
|
|
clock-names = "apb_pclk";
|
|
#dma-cells = <1>;
|
|
#dma-channels = <8>;
|
|
#dma-requests = <32>;
|
|
};
|
|
};
|
|
|
|
adc: adc@126C0000 {
|
|
compatible = "samsung,exynos3250-adc",
|
|
"samsung,exynos-adc-v2";
|
|
reg = <0x126C0000 0x100>;
|
|
interrupts = <0 137 0>;
|
|
clock-names = "adc", "sclk";
|
|
clocks = <&cmu CLK_TSADC>, <&cmu CLK_SCLK_TSADC>;
|
|
#io-channel-cells = <1>;
|
|
io-channel-ranges;
|
|
samsung,syscon-phandle = <&pmu_system_controller>;
|
|
status = "disabled";
|
|
};
|
|
|
|
mfc: codec@13400000 {
|
|
compatible = "samsung,mfc-v7";
|
|
reg = <0x13400000 0x10000>;
|
|
interrupts = <0 102 0>;
|
|
clock-names = "mfc", "sclk_mfc";
|
|
clocks = <&cmu CLK_MFC>, <&cmu CLK_SCLK_MFC>;
|
|
power-domains = <&pd_mfc>;
|
|
iommus = <&sysmmu_mfc>;
|
|
};
|
|
|
|
sysmmu_mfc: sysmmu@13620000 {
|
|
compatible = "samsung,exynos-sysmmu";
|
|
reg = <0x13620000 0x1000>;
|
|
interrupts = <0 96 0>, <0 98 0>;
|
|
clock-names = "sysmmu", "master";
|
|
clocks = <&cmu CLK_SMMUMFC_L>, <&cmu CLK_MFC>;
|
|
power-domains = <&pd_mfc>;
|
|
#iommu-cells = <0>;
|
|
};
|
|
|
|
serial_0: serial@13800000 {
|
|
compatible = "samsung,exynos4210-uart";
|
|
reg = <0x13800000 0x100>;
|
|
interrupts = <0 109 0>;
|
|
clocks = <&cmu CLK_UART0>, <&cmu CLK_SCLK_UART0>;
|
|
clock-names = "uart", "clk_uart_baud0";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&uart0_data &uart0_fctl>;
|
|
status = "disabled";
|
|
};
|
|
|
|
serial_1: serial@13810000 {
|
|
compatible = "samsung,exynos4210-uart";
|
|
reg = <0x13810000 0x100>;
|
|
interrupts = <0 110 0>;
|
|
clocks = <&cmu CLK_UART1>, <&cmu CLK_SCLK_UART1>;
|
|
clock-names = "uart", "clk_uart_baud0";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&uart1_data>;
|
|
status = "disabled";
|
|
};
|
|
|
|
serial_2: serial@13820000 {
|
|
compatible = "samsung,exynos4210-uart";
|
|
reg = <0x13820000 0x100>;
|
|
interrupts = <0 111 0>;
|
|
clocks = <&cmu CLK_UART2>, <&cmu CLK_SCLK_UART2>;
|
|
clock-names = "uart", "clk_uart_baud0";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&uart2_data>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c_0: i2c@13860000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x13860000 0x100>;
|
|
interrupts = <0 113 0>;
|
|
clocks = <&cmu CLK_I2C0>;
|
|
clock-names = "i2c";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c0_bus>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c_1: i2c@13870000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x13870000 0x100>;
|
|
interrupts = <0 114 0>;
|
|
clocks = <&cmu CLK_I2C1>;
|
|
clock-names = "i2c";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c1_bus>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c_2: i2c@13880000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x13880000 0x100>;
|
|
interrupts = <0 115 0>;
|
|
clocks = <&cmu CLK_I2C2>;
|
|
clock-names = "i2c";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c2_bus>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c_3: i2c@13890000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x13890000 0x100>;
|
|
interrupts = <0 116 0>;
|
|
clocks = <&cmu CLK_I2C3>;
|
|
clock-names = "i2c";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c3_bus>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c_4: i2c@138A0000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x138A0000 0x100>;
|
|
interrupts = <0 117 0>;
|
|
clocks = <&cmu CLK_I2C4>;
|
|
clock-names = "i2c";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c4_bus>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c_5: i2c@138B0000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x138B0000 0x100>;
|
|
interrupts = <0 118 0>;
|
|
clocks = <&cmu CLK_I2C5>;
|
|
clock-names = "i2c";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c5_bus>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c_6: i2c@138C0000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x138C0000 0x100>;
|
|
interrupts = <0 119 0>;
|
|
clocks = <&cmu CLK_I2C6>;
|
|
clock-names = "i2c";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c6_bus>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c_7: i2c@138D0000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x138D0000 0x100>;
|
|
interrupts = <0 120 0>;
|
|
clocks = <&cmu CLK_I2C7>;
|
|
clock-names = "i2c";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c7_bus>;
|
|
status = "disabled";
|
|
};
|
|
|
|
spi_0: spi@13920000 {
|
|
compatible = "samsung,exynos4210-spi";
|
|
reg = <0x13920000 0x100>;
|
|
interrupts = <0 121 0>;
|
|
dmas = <&pdma0 7>, <&pdma0 6>;
|
|
dma-names = "tx", "rx";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&cmu CLK_SPI0>, <&cmu CLK_SCLK_SPI0>;
|
|
clock-names = "spi", "spi_busclk0";
|
|
samsung,spi-src-clk = <0>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&spi0_bus>;
|
|
status = "disabled";
|
|
};
|
|
|
|
spi_1: spi@13930000 {
|
|
compatible = "samsung,exynos4210-spi";
|
|
reg = <0x13930000 0x100>;
|
|
interrupts = <0 122 0>;
|
|
dmas = <&pdma1 7>, <&pdma1 6>;
|
|
dma-names = "tx", "rx";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&cmu CLK_SPI1>, <&cmu CLK_SCLK_SPI1>;
|
|
clock-names = "spi", "spi_busclk0";
|
|
samsung,spi-src-clk = <0>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&spi1_bus>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2s2: i2s@13970000 {
|
|
compatible = "samsung,s3c6410-i2s";
|
|
reg = <0x13970000 0x100>;
|
|
interrupts = <0 126 0>;
|
|
clocks = <&cmu CLK_I2S>, <&cmu CLK_SCLK_I2S>;
|
|
clock-names = "iis", "i2s_opclk0";
|
|
dmas = <&pdma0 14>, <&pdma0 13>;
|
|
dma-names = "tx", "rx";
|
|
pinctrl-0 = <&i2s2_bus>;
|
|
pinctrl-names = "default";
|
|
status = "disabled";
|
|
};
|
|
|
|
pwm: pwm@139D0000 {
|
|
compatible = "samsung,exynos4210-pwm";
|
|
reg = <0x139D0000 0x1000>;
|
|
interrupts = <0 104 0>, <0 105 0>, <0 106 0>,
|
|
<0 107 0>, <0 108 0>;
|
|
#pwm-cells = <3>;
|
|
status = "disabled";
|
|
};
|
|
|
|
pmu {
|
|
compatible = "arm,cortex-a7-pmu";
|
|
interrupts = <0 18 0>, <0 19 0>;
|
|
};
|
|
|
|
ppmu_dmc0: ppmu_dmc0@106a0000 {
|
|
compatible = "samsung,exynos-ppmu";
|
|
reg = <0x106a0000 0x2000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ppmu_dmc1: ppmu_dmc1@106b0000 {
|
|
compatible = "samsung,exynos-ppmu";
|
|
reg = <0x106b0000 0x2000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ppmu_cpu: ppmu_cpu@106c0000 {
|
|
compatible = "samsung,exynos-ppmu";
|
|
reg = <0x106c0000 0x2000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ppmu_rightbus: ppmu_rightbus@112a0000 {
|
|
compatible = "samsung,exynos-ppmu";
|
|
reg = <0x112a0000 0x2000>;
|
|
clocks = <&cmu CLK_PPMURIGHT>;
|
|
clock-names = "ppmu";
|
|
status = "disabled";
|
|
};
|
|
|
|
ppmu_leftbus: ppmu_leftbus0@116a0000 {
|
|
compatible = "samsung,exynos-ppmu";
|
|
reg = <0x116a0000 0x2000>;
|
|
clocks = <&cmu CLK_PPMULEFT>;
|
|
clock-names = "ppmu";
|
|
status = "disabled";
|
|
};
|
|
|
|
ppmu_camif: ppmu_camif@11ac0000 {
|
|
compatible = "samsung,exynos-ppmu";
|
|
reg = <0x11ac0000 0x2000>;
|
|
clocks = <&cmu CLK_PPMUCAMIF>;
|
|
clock-names = "ppmu";
|
|
status = "disabled";
|
|
};
|
|
|
|
ppmu_lcd0: ppmu_lcd0@11e40000 {
|
|
compatible = "samsung,exynos-ppmu";
|
|
reg = <0x11e40000 0x2000>;
|
|
clocks = <&cmu CLK_PPMULCD0>;
|
|
clock-names = "ppmu";
|
|
status = "disabled";
|
|
};
|
|
|
|
ppmu_fsys: ppmu_fsys@12630000 {
|
|
compatible = "samsung,exynos-ppmu";
|
|
reg = <0x12630000 0x2000>;
|
|
clocks = <&cmu CLK_PPMUFILE>;
|
|
clock-names = "ppmu";
|
|
status = "disabled";
|
|
};
|
|
|
|
ppmu_g3d: ppmu_g3d@13220000 {
|
|
compatible = "samsung,exynos-ppmu";
|
|
reg = <0x13220000 0x2000>;
|
|
clocks = <&cmu CLK_PPMUG3D>;
|
|
clock-names = "ppmu";
|
|
status = "disabled";
|
|
};
|
|
|
|
ppmu_mfc: ppmu_mfc@13660000 {
|
|
compatible = "samsung,exynos-ppmu";
|
|
reg = <0x13660000 0x2000>;
|
|
clocks = <&cmu CLK_PPMUMFC_L>;
|
|
clock-names = "ppmu";
|
|
status = "disabled";
|
|
};
|
|
|
|
bus_dmc: bus_dmc {
|
|
compatible = "samsung,exynos-bus";
|
|
clocks = <&cmu_dmc CLK_DIV_DMC>;
|
|
clock-names = "bus";
|
|
operating-points-v2 = <&bus_dmc_opp_table>;
|
|
status = "disabled";
|
|
};
|
|
|
|
bus_dmc_opp_table: opp_table1 {
|
|
compatible = "operating-points-v2";
|
|
opp-shared;
|
|
|
|
opp@50000000 {
|
|
opp-hz = /bits/ 64 <50000000>;
|
|
opp-microvolt = <800000>;
|
|
};
|
|
opp@100000000 {
|
|
opp-hz = /bits/ 64 <100000000>;
|
|
opp-microvolt = <800000>;
|
|
};
|
|
opp@134000000 {
|
|
opp-hz = /bits/ 64 <134000000>;
|
|
opp-microvolt = <800000>;
|
|
};
|
|
opp@200000000 {
|
|
opp-hz = /bits/ 64 <200000000>;
|
|
opp-microvolt = <825000>;
|
|
};
|
|
opp@400000000 {
|
|
opp-hz = /bits/ 64 <400000000>;
|
|
opp-microvolt = <875000>;
|
|
};
|
|
};
|
|
|
|
bus_leftbus: bus_leftbus {
|
|
compatible = "samsung,exynos-bus";
|
|
clocks = <&cmu CLK_DIV_GDL>;
|
|
clock-names = "bus";
|
|
operating-points-v2 = <&bus_leftbus_opp_table>;
|
|
status = "disabled";
|
|
};
|
|
|
|
bus_rightbus: bus_rightbus {
|
|
compatible = "samsung,exynos-bus";
|
|
clocks = <&cmu CLK_DIV_GDR>;
|
|
clock-names = "bus";
|
|
operating-points-v2 = <&bus_leftbus_opp_table>;
|
|
status = "disabled";
|
|
};
|
|
|
|
bus_lcd0: bus_lcd0 {
|
|
compatible = "samsung,exynos-bus";
|
|
clocks = <&cmu CLK_DIV_ACLK_160>;
|
|
clock-names = "bus";
|
|
operating-points-v2 = <&bus_leftbus_opp_table>;
|
|
status = "disabled";
|
|
};
|
|
|
|
bus_fsys: bus_fsys {
|
|
compatible = "samsung,exynos-bus";
|
|
clocks = <&cmu CLK_DIV_ACLK_200>;
|
|
clock-names = "bus";
|
|
operating-points-v2 = <&bus_leftbus_opp_table>;
|
|
status = "disabled";
|
|
};
|
|
|
|
bus_mcuisp: bus_mcuisp {
|
|
compatible = "samsung,exynos-bus";
|
|
clocks = <&cmu CLK_DIV_ACLK_400_MCUISP>;
|
|
clock-names = "bus";
|
|
operating-points-v2 = <&bus_mcuisp_opp_table>;
|
|
status = "disabled";
|
|
};
|
|
|
|
bus_isp: bus_isp {
|
|
compatible = "samsung,exynos-bus";
|
|
clocks = <&cmu CLK_DIV_ACLK_266>;
|
|
clock-names = "bus";
|
|
operating-points-v2 = <&bus_isp_opp_table>;
|
|
status = "disabled";
|
|
};
|
|
|
|
bus_peril: bus_peril {
|
|
compatible = "samsung,exynos-bus";
|
|
clocks = <&cmu CLK_DIV_ACLK_100>;
|
|
clock-names = "bus";
|
|
operating-points-v2 = <&bus_peril_opp_table>;
|
|
status = "disabled";
|
|
};
|
|
|
|
bus_mfc: bus_mfc {
|
|
compatible = "samsung,exynos-bus";
|
|
clocks = <&cmu CLK_SCLK_MFC>;
|
|
clock-names = "bus";
|
|
operating-points-v2 = <&bus_leftbus_opp_table>;
|
|
status = "disabled";
|
|
};
|
|
|
|
bus_leftbus_opp_table: opp_table2 {
|
|
compatible = "operating-points-v2";
|
|
opp-shared;
|
|
|
|
opp@50000000 {
|
|
opp-hz = /bits/ 64 <50000000>;
|
|
opp-microvolt = <900000>;
|
|
};
|
|
opp@80000000 {
|
|
opp-hz = /bits/ 64 <80000000>;
|
|
opp-microvolt = <900000>;
|
|
};
|
|
opp@100000000 {
|
|
opp-hz = /bits/ 64 <100000000>;
|
|
opp-microvolt = <1000000>;
|
|
};
|
|
opp@134000000 {
|
|
opp-hz = /bits/ 64 <134000000>;
|
|
opp-microvolt = <1000000>;
|
|
};
|
|
opp@200000000 {
|
|
opp-hz = /bits/ 64 <200000000>;
|
|
opp-microvolt = <1000000>;
|
|
};
|
|
};
|
|
|
|
bus_mcuisp_opp_table: opp_table3 {
|
|
compatible = "operating-points-v2";
|
|
opp-shared;
|
|
|
|
opp@50000000 {
|
|
opp-hz = /bits/ 64 <50000000>;
|
|
};
|
|
opp@80000000 {
|
|
opp-hz = /bits/ 64 <80000000>;
|
|
};
|
|
opp@100000000 {
|
|
opp-hz = /bits/ 64 <100000000>;
|
|
};
|
|
opp@200000000 {
|
|
opp-hz = /bits/ 64 <200000000>;
|
|
};
|
|
opp@400000000 {
|
|
opp-hz = /bits/ 64 <400000000>;
|
|
};
|
|
};
|
|
|
|
bus_isp_opp_table: opp_table4 {
|
|
compatible = "operating-points-v2";
|
|
opp-shared;
|
|
|
|
opp@50000000 {
|
|
opp-hz = /bits/ 64 <50000000>;
|
|
};
|
|
opp@80000000 {
|
|
opp-hz = /bits/ 64 <80000000>;
|
|
};
|
|
opp@100000000 {
|
|
opp-hz = /bits/ 64 <100000000>;
|
|
};
|
|
opp@200000000 {
|
|
opp-hz = /bits/ 64 <200000000>;
|
|
};
|
|
opp@300000000 {
|
|
opp-hz = /bits/ 64 <300000000>;
|
|
};
|
|
};
|
|
|
|
bus_peril_opp_table: opp_table5 {
|
|
compatible = "operating-points-v2";
|
|
opp-shared;
|
|
|
|
opp@50000000 {
|
|
opp-hz = /bits/ 64 <50000000>;
|
|
};
|
|
opp@80000000 {
|
|
opp-hz = /bits/ 64 <80000000>;
|
|
};
|
|
opp@100000000 {
|
|
opp-hz = /bits/ 64 <100000000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
#include "exynos3250-pinctrl.dtsi"
|