mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 02:36:49 +07:00
9fccc82e19
In PG2 only the last frame in the aggregate buffer should be aligned to the sdio block size. This frame's header msb should be set to 0, while in all the previous frames in the aggregation buffer, this bit should be set to 1. [Add a HW op for setting the frame ctrl bit only for 18xx. Other minor cleanups - Arik] [Make the pre_pkt_send operation optional -- Luca] Signed-off-by: Ido Reis <idor@ti.com> Signed-off-by: Arik Nemtsov <arik@wizery.com> Signed-off-by: Luciano Coelho <coelho@ti.com>
47 lines
1.4 KiB
C
47 lines
1.4 KiB
C
/*
|
|
* This file is part of wl18xx
|
|
*
|
|
* Copyright (C) 2011 Texas Instruments. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* version 2 as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
|
|
* 02110-1301 USA
|
|
*
|
|
*/
|
|
|
|
#ifndef __WL18XX_TX_H__
|
|
#define __WL18XX_TX_H__
|
|
|
|
#include "../wlcore/wlcore.h"
|
|
|
|
#define WL18XX_TX_HW_BLOCK_SPARE 1
|
|
/* for special cases - namely, TKIP and GEM */
|
|
#define WL18XX_TX_HW_EXTRA_BLOCK_SPARE 2
|
|
#define WL18XX_TX_HW_BLOCK_SIZE 268
|
|
|
|
#define WL18XX_TX_STATUS_DESC_ID_MASK 0x7F
|
|
#define WL18XX_TX_STATUS_STAT_BIT_IDX 7
|
|
|
|
/* Indicates this TX HW frame is not padded to SDIO block size */
|
|
#define WL18XX_TX_CTRL_NOT_PADDED BIT(7)
|
|
|
|
/*
|
|
* The FW uses a special bit to indicate a wide channel should be used in
|
|
* the rate policy.
|
|
*/
|
|
#define CONF_TX_RATE_USE_WIDE_CHAN BIT(31)
|
|
|
|
void wl18xx_tx_immediate_complete(struct wl1271 *wl);
|
|
|
|
#endif /* __WL12XX_TX_H__ */
|