mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
e7ba0fad9c
The Marvell SOHO switches have several ways to access the internal registers. One of them being the System Management Interface (SMI), using the MDC and MDIO pins, with direct and indirect variants. In preparation for adding support for other register accesses, move the SMI code into its own files. At the same time, refine the code to make it clear that the indirect variant is implemented using the direct variant accessing only two registers for command and data. Signed-off-by: Vivien Didelot <vivien.didelot@gmail.com> Reviewed-by: Florian Fainelli <f.fainelli@gmail.com> Signed-off-by: David S. Miller <davem@davemloft.net>
16 lines
595 B
Makefile
16 lines
595 B
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
obj-$(CONFIG_NET_DSA_MV88E6XXX) += mv88e6xxx.o
|
|
mv88e6xxx-objs := chip.o
|
|
mv88e6xxx-objs += global1.o
|
|
mv88e6xxx-objs += global1_atu.o
|
|
mv88e6xxx-objs += global1_vtu.o
|
|
mv88e6xxx-$(CONFIG_NET_DSA_MV88E6XXX_GLOBAL2) += global2.o
|
|
mv88e6xxx-$(CONFIG_NET_DSA_MV88E6XXX_GLOBAL2) += global2_avb.o
|
|
mv88e6xxx-$(CONFIG_NET_DSA_MV88E6XXX_GLOBAL2) += global2_scratch.o
|
|
mv88e6xxx-$(CONFIG_NET_DSA_MV88E6XXX_PTP) += hwtstamp.o
|
|
mv88e6xxx-objs += phy.o
|
|
mv88e6xxx-objs += port.o
|
|
mv88e6xxx-$(CONFIG_NET_DSA_MV88E6XXX_PTP) += ptp.o
|
|
mv88e6xxx-objs += serdes.o
|
|
mv88e6xxx-objs += smi.o
|