mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 07:45:06 +07:00
029ab5eaf0
As opposed to earlier incarnations, the memory controller on Tegra186 no longer implements an SMMU. Instead the SMMU is a regular ARM SMMU and in a separate IP block. However, the memory controller programs the SMMU stream IDs for each of the memory clients. Add a header file with definitions for each of these stream IDs and mark the #iommu-cells property as required on Tegra30 to Tegra210 in the device tree bindings. Signed-off-by: Thierry Reding <treding@nvidia.com> |
||
---|---|---|
.. | ||
mt2701-larb-port.h | ||
mt8173-larb-port.h | ||
tegra30-mc.h | ||
tegra114-mc.h | ||
tegra124-mc.h | ||
tegra186-mc.h | ||
tegra210-mc.h |