mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-26 23:30:55 +07:00
755a9ba7bf
As with previous release, this continues to be among the largest branches we merge, with lots of new contents. New things for this release are among other things: - DTSI contents for the new SoCs supported in 3.16 (see SoC pull request) - Qualcomm APQ8064 and APQ8084 SoCs and eval boards - Nvidia Jetson TK1 development board (Tegra T124-based) Two new SoCs that didn't need enough new platform code to stand out enough for me to notice when writing the SoC tag, but that adds new DT contents are: - TI DRA72 - Marvell Berlin 2Q -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.14 (GNU/Linux) iQIcBAABAgAGBQJTjNNQAAoJEIwa5zzehBx3KyYP/3TEJcXXEYDURXDB0SktPNyy cKp5HUnsu4+aq/Ae6jdjVGiX5FZa64Xije9b0kP3oxoPS+fuODvzhlnoEsT84Ab5 /jeygWJZYUIWAQTxShPT55K8WAEtL7H1WcvswdCZoTDxPBNCLR/nLzv084nv9Die IOUWDTKW4qB8+KYQxh2TBx0E1TorZ0J5OWf6qqepZ0i4J5dhL1VYtc/ZNU5C37V5 rZyyBQNOCBE/MK/Dw9CnResQf4f8DigHBYgpl7VxB+bBqfgzFuSSEPvg21MXLkfi ln64yYTVvqhleVjGriDV+mUHOCZr4sUWZPDzeF5HzpvqDAMDWTsWlHNh6WDU6dgo b+zFPqqnWaBiWrinY+o7MVvjVzu3Nf8id/GyjnDJEFbSc9ka/8uiC3v9UJXAFawF 3Huc3K6BC/3qOoCPfnBotzx7Xxxvjk2lPRfnonhSvBoSzPeFc6vz2k4USX1GbdkB y/v+Q+n52VebxiKknTMv9HOI06yTOJo2ji+2iKIULb+W86HzNRZL8ZlmNib4WysF z/OgHZl+YzbhJQJtvfBecCIH2Hu+A4GD2ES8hhklA0QhFHPiDfB9cqcsthSGS5oL dDaGv6XGpHoySlEm1ybgWhvH96dc7lTR+nPGZqCKtRBn5pJiEHczxQ2Jz3aBHYeW PUPlrVfYXzIKsh+OU1HO =OvOG -----END PGP SIGNATURE----- Merge tag 'dt-for-3.16' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc into next Pull ARM SoC devicetree updates from Olof Johansson: "As with previous release, this continues to be among the largest branches we merge, with lots of new contents. New things for this release are among other things: - DTSI contents for the new SoCs supported in 3.16 (see SoC pull request) - Qualcomm APQ8064 and APQ8084 SoCs and eval boards - Nvidia Jetson TK1 development board (Tegra T124-based) Two new SoCs that didn't need enough new platform code to stand out enough for me to notice when writing the SoC tag, but that adds new DT contents are: - TI DRA72 - Marvell Berlin 2Q" * tag 'dt-for-3.16' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (500 commits) ARM: dts: add secure firmware support for exynos5420-arndale-octa ARM: dts: add pmu sysreg node to exynos3250 ARM: dts: correct the usb phy node in exynos5800-peach-pi ARM: dts: correct the usb phy node in exynos5420-peach-pit ARM: dts: add dts files for exynos5410 and exynos5410-smdk5410 ARM: dts: add dts files for exynos3250 SoC ARM: dts: add mfc node for exynos5800 ARM: dts: add Vbus regulator for USB 3.0 on exynos5800-peach-pi ARM: dts: enable fimd for exynos5800-peach-pi ARM: dts: enable display controller for exynos5800-peach-pi ARM: dts: enable hdmi for exynos5800-peach-pi ARM: dts: add dts file for exynos5800-peach-pi board ARM: dts: add dts file for exynos5800 SoC ARM: dts: add dts file for exynos5260-xyref5260 board ARM: dts: add dts files for exynos5260 SoC ARM: dts: update watchdog node name in exynos5440 ARM: dts: use key code macros on Origen and Arndale boards ARM: dts: enable RTC and WDT nodes on Origen boards ARM: dts: qcom: Add APQ8084-MTP board support ARM: dts: qcom: Add APQ8084 SoC support ...
411 lines
7.6 KiB
Plaintext
411 lines
7.6 KiB
Plaintext
/*
|
|
* Device Tree Source for the Koelsch board
|
|
*
|
|
* Copyright (C) 2013 Renesas Electronics Corporation
|
|
* Copyright (C) 2013-2014 Renesas Solutions Corp.
|
|
* Copyright (C) 2014 Cogent Embedded, Inc.
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
* kind, whether express or implied.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "r8a7791.dtsi"
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
model = "Koelsch";
|
|
compatible = "renesas,koelsch", "renesas,r8a7791";
|
|
|
|
aliases {
|
|
serial6 = &scif0;
|
|
serial7 = &scif1;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "console=ttySC6,115200 ignore_loglevel rw root=/dev/nfs ip=dhcp";
|
|
};
|
|
|
|
memory@40000000 {
|
|
device_type = "memory";
|
|
reg = <0 0x40000000 0 0x40000000>;
|
|
};
|
|
|
|
memory@200000000 {
|
|
device_type = "memory";
|
|
reg = <2 0x00000000 0 0x40000000>;
|
|
};
|
|
|
|
lbsc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
};
|
|
|
|
gpio-keys {
|
|
compatible = "gpio-keys";
|
|
|
|
key-1 {
|
|
gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_1>;
|
|
label = "SW2-1";
|
|
gpio-key,wakeup;
|
|
debounce-interval = <20>;
|
|
};
|
|
key-2 {
|
|
gpios = <&gpio5 1 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_2>;
|
|
label = "SW2-2";
|
|
gpio-key,wakeup;
|
|
debounce-interval = <20>;
|
|
};
|
|
key-3 {
|
|
gpios = <&gpio5 2 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_3>;
|
|
label = "SW2-3";
|
|
gpio-key,wakeup;
|
|
debounce-interval = <20>;
|
|
};
|
|
key-4 {
|
|
gpios = <&gpio5 3 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_4>;
|
|
label = "SW2-4";
|
|
gpio-key,wakeup;
|
|
debounce-interval = <20>;
|
|
};
|
|
key-a {
|
|
gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_A>;
|
|
label = "SW30";
|
|
gpio-key,wakeup;
|
|
debounce-interval = <20>;
|
|
};
|
|
key-b {
|
|
gpios = <&gpio7 1 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_B>;
|
|
label = "SW31";
|
|
gpio-key,wakeup;
|
|
debounce-interval = <20>;
|
|
};
|
|
key-c {
|
|
gpios = <&gpio7 2 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_C>;
|
|
label = "SW32";
|
|
gpio-key,wakeup;
|
|
debounce-interval = <20>;
|
|
};
|
|
key-d {
|
|
gpios = <&gpio7 3 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_D>;
|
|
label = "SW33";
|
|
gpio-key,wakeup;
|
|
debounce-interval = <20>;
|
|
};
|
|
key-e {
|
|
gpios = <&gpio7 4 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_E>;
|
|
label = "SW34";
|
|
gpio-key,wakeup;
|
|
debounce-interval = <20>;
|
|
};
|
|
key-f {
|
|
gpios = <&gpio7 5 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_F>;
|
|
label = "SW35";
|
|
gpio-key,wakeup;
|
|
debounce-interval = <20>;
|
|
};
|
|
key-g {
|
|
gpios = <&gpio7 6 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_G>;
|
|
label = "SW36";
|
|
gpio-key,wakeup;
|
|
debounce-interval = <20>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
led6 {
|
|
gpios = <&gpio2 19 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
led7 {
|
|
gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
led8 {
|
|
gpios = <&gpio2 21 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
vcc_sdhi0: regulator@0 {
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "SDHI0 Vcc";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
gpio = <&gpio7 17 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|
|
|
|
vccq_sdhi0: regulator@1 {
|
|
compatible = "regulator-gpio";
|
|
|
|
regulator-name = "SDHI0 VccQ";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
gpios = <&gpio2 12 GPIO_ACTIVE_HIGH>;
|
|
gpios-states = <1>;
|
|
states = <3300000 1
|
|
1800000 0>;
|
|
};
|
|
|
|
vcc_sdhi1: regulator@2 {
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "SDHI1 Vcc";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
gpio = <&gpio7 18 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|
|
|
|
vccq_sdhi1: regulator@3 {
|
|
compatible = "regulator-gpio";
|
|
|
|
regulator-name = "SDHI1 VccQ";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
gpios = <&gpio2 13 GPIO_ACTIVE_HIGH>;
|
|
gpios-states = <1>;
|
|
states = <3300000 1
|
|
1800000 0>;
|
|
};
|
|
|
|
vcc_sdhi2: regulator@4 {
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "SDHI2 Vcc";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
gpio = <&gpio7 19 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|
|
|
|
vccq_sdhi2: regulator@5 {
|
|
compatible = "regulator-gpio";
|
|
|
|
regulator-name = "SDHI2 VccQ";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
gpios = <&gpio2 26 GPIO_ACTIVE_HIGH>;
|
|
gpios-states = <1>;
|
|
states = <3300000 1
|
|
1800000 0>;
|
|
};
|
|
};
|
|
|
|
&extal_clk {
|
|
clock-frequency = <20000000>;
|
|
};
|
|
|
|
&i2c2 {
|
|
pinctrl-0 = <&i2c2_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
|
clock-frequency = <400000>;
|
|
|
|
eeprom@50 {
|
|
compatible = "renesas,24c02";
|
|
reg = <0x50>;
|
|
pagesize = <16>;
|
|
};
|
|
};
|
|
|
|
&i2c6 {
|
|
status = "okay";
|
|
clock-frequency = <100000>;
|
|
};
|
|
|
|
&pfc {
|
|
pinctrl-0 = <&du_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
i2c2_pins: i2c2 {
|
|
renesas,groups = "i2c2";
|
|
renesas,function = "i2c2";
|
|
};
|
|
|
|
du_pins: du {
|
|
renesas,groups = "du_rgb666", "du_sync", "du_clk_out_0";
|
|
renesas,function = "du";
|
|
};
|
|
|
|
scif0_pins: serial0 {
|
|
renesas,groups = "scif0_data_d";
|
|
renesas,function = "scif0";
|
|
};
|
|
|
|
scif1_pins: serial1 {
|
|
renesas,groups = "scif1_data_d";
|
|
renesas,function = "scif1";
|
|
};
|
|
|
|
ether_pins: ether {
|
|
renesas,groups = "eth_link", "eth_mdio", "eth_rmii";
|
|
renesas,function = "eth";
|
|
};
|
|
|
|
phy1_pins: phy1 {
|
|
renesas,groups = "intc_irq0";
|
|
renesas,function = "intc";
|
|
};
|
|
|
|
sdhi0_pins: sd0 {
|
|
renesas,groups = "sdhi0_data4", "sdhi0_ctrl";
|
|
renesas,function = "sdhi0";
|
|
};
|
|
|
|
sdhi1_pins: sd1 {
|
|
renesas,groups = "sdhi1_data4", "sdhi1_ctrl";
|
|
renesas,function = "sdhi1";
|
|
};
|
|
|
|
sdhi2_pins: sd2 {
|
|
renesas,groups = "sdhi2_data4", "sdhi2_ctrl";
|
|
renesas,function = "sdhi2";
|
|
};
|
|
|
|
qspi_pins: spi0 {
|
|
renesas,groups = "qspi_ctrl", "qspi_data4";
|
|
renesas,function = "qspi";
|
|
};
|
|
|
|
msiof0_pins: spi1 {
|
|
renesas,groups = "msiof0_clk", "msiof0_sync", "msiof0_rx",
|
|
"msiof0_tx";
|
|
renesas,function = "msiof0";
|
|
};
|
|
};
|
|
|
|
ðer {
|
|
pinctrl-0 = <ðer_pins &phy1_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
phy-handle = <&phy1>;
|
|
renesas,ether-link-active-low;
|
|
status = "ok";
|
|
|
|
phy1: ethernet-phy@1 {
|
|
reg = <1>;
|
|
interrupt-parent = <&irqc0>;
|
|
interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
|
|
micrel,led-mode = <1>;
|
|
};
|
|
};
|
|
|
|
&sata0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&scif0 {
|
|
pinctrl-0 = <&scif0_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
&scif1 {
|
|
pinctrl-0 = <&scif1_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
&sdhi0 {
|
|
pinctrl-0 = <&sdhi0_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
vmmc-supply = <&vcc_sdhi0>;
|
|
vqmmc-supply = <&vccq_sdhi0>;
|
|
cd-gpios = <&gpio6 6 GPIO_ACTIVE_LOW>;
|
|
wp-gpios = <&gpio6 7 GPIO_ACTIVE_HIGH>;
|
|
status = "okay";
|
|
};
|
|
|
|
&sdhi1 {
|
|
pinctrl-0 = <&sdhi1_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
vmmc-supply = <&vcc_sdhi1>;
|
|
vqmmc-supply = <&vccq_sdhi1>;
|
|
cd-gpios = <&gpio6 14 GPIO_ACTIVE_LOW>;
|
|
wp-gpios = <&gpio6 15 GPIO_ACTIVE_HIGH>;
|
|
status = "okay";
|
|
};
|
|
|
|
&sdhi2 {
|
|
pinctrl-0 = <&sdhi2_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
vmmc-supply = <&vcc_sdhi2>;
|
|
vqmmc-supply = <&vccq_sdhi2>;
|
|
cd-gpios = <&gpio6 22 GPIO_ACTIVE_LOW>;
|
|
status = "okay";
|
|
};
|
|
|
|
&qspi {
|
|
pinctrl-0 = <&qspi_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
|
|
|
flash: flash@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "spansion,s25fl512s";
|
|
reg = <0>;
|
|
spi-max-frequency = <30000000>;
|
|
spi-tx-bus-width = <4>;
|
|
spi-rx-bus-width = <4>;
|
|
m25p,fast-read;
|
|
|
|
partition@0 {
|
|
label = "loader";
|
|
reg = <0x00000000 0x00080000>;
|
|
read-only;
|
|
};
|
|
partition@80000 {
|
|
label = "bootenv";
|
|
reg = <0x00080000 0x00080000>;
|
|
read-only;
|
|
};
|
|
partition@100000 {
|
|
label = "data";
|
|
reg = <0x00100000 0x03f00000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&msiof0 {
|
|
pinctrl-0 = <&msiof0_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
|
|
|
pmic: pmic@0 {
|
|
compatible = "renesas,r2a11302ft";
|
|
reg = <0>;
|
|
spi-max-frequency = <6000000>;
|
|
spi-cpol;
|
|
spi-cpha;
|
|
};
|
|
};
|