mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 07:09:15 +07:00
5d7e23a794
These use the standard clock bindings and now we can make some of the fixed clocks into real clocks. Note that the clock output names may become optional as we probably want to eventually use descriptive names, or use just dynamically generated names as suggested by Tero. Acked-by: Tero Kristo <t-kristo@ti.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
50 lines
1.0 KiB
Plaintext
50 lines
1.0 KiB
Plaintext
/*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include "dm814x-clocks.dtsi"
|
|
|
|
/* Compared to dm814x, dra62x does not have hdic, l3 or dss PLLs */
|
|
&adpll_hdvic_ck {
|
|
status = "disabled";
|
|
};
|
|
|
|
&adpll_l3_ck {
|
|
status = "disabled";
|
|
};
|
|
|
|
&adpll_dss_ck {
|
|
status = "disabled";
|
|
};
|
|
|
|
/* Compared to dm814x, dra62x has interconnect clocks on isp PLL */
|
|
&sysclk4_ck {
|
|
clocks = <&adpll_isp_ck 1>;
|
|
};
|
|
|
|
&sysclk5_ck {
|
|
clocks = <&adpll_isp_ck 1>;
|
|
};
|
|
|
|
&sysclk6_ck {
|
|
clocks = <&adpll_isp_ck 1>;
|
|
};
|
|
|
|
/*
|
|
* Compared to dm814x, dra62x has different shifts and more mux options.
|
|
* Please add the extra options for ysclk_14 and 16 if really needed.
|
|
*/
|
|
&timer1_fck {
|
|
clocks = <&sysclk18_ck &aud_clkin0_ck &aud_clkin1_ck
|
|
&aud_clkin2_ck &devosc_ck &auxosc_ck &tclkin_ck>;
|
|
ti,bit-shift = <4>;
|
|
};
|
|
|
|
&timer2_fck {
|
|
clocks = <&sysclk18_ck &aud_clkin0_ck &aud_clkin1_ck
|
|
&aud_clkin2_ck &devosc_ck &auxosc_ck &tclkin_ck>;
|
|
ti,bit-shift = <8>;
|
|
};
|