mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-05 05:47:04 +07:00
252f4bf400
Conflicts: drivers/net/wireless/ath/ar9170/main.c drivers/net/wireless/ath/ar9170/phy.c drivers/net/wireless/zd1211rw/zd_rf_rf2959.c
283 lines
8.7 KiB
C
283 lines
8.7 KiB
C
/* ZD1211 USB-WLAN driver for Linux
|
|
*
|
|
* Copyright (C) 2005-2007 Ulrich Kunitz <kune@deine-taler.de>
|
|
* Copyright (C) 2006-2007 Daniel Drake <dsd@gentoo.org>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include "zd_rf.h"
|
|
#include "zd_usb.h"
|
|
#include "zd_chip.h"
|
|
|
|
static const u32 rf2959_table[][2] = {
|
|
RF_CHANNEL( 1) = { 0x181979, 0x1e6666 },
|
|
RF_CHANNEL( 2) = { 0x181989, 0x1e6666 },
|
|
RF_CHANNEL( 3) = { 0x181999, 0x1e6666 },
|
|
RF_CHANNEL( 4) = { 0x1819a9, 0x1e6666 },
|
|
RF_CHANNEL( 5) = { 0x1819b9, 0x1e6666 },
|
|
RF_CHANNEL( 6) = { 0x1819c9, 0x1e6666 },
|
|
RF_CHANNEL( 7) = { 0x1819d9, 0x1e6666 },
|
|
RF_CHANNEL( 8) = { 0x1819e9, 0x1e6666 },
|
|
RF_CHANNEL( 9) = { 0x1819f9, 0x1e6666 },
|
|
RF_CHANNEL(10) = { 0x181a09, 0x1e6666 },
|
|
RF_CHANNEL(11) = { 0x181a19, 0x1e6666 },
|
|
RF_CHANNEL(12) = { 0x181a29, 0x1e6666 },
|
|
RF_CHANNEL(13) = { 0x181a39, 0x1e6666 },
|
|
RF_CHANNEL(14) = { 0x181a60, 0x1c0000 },
|
|
};
|
|
|
|
#if 0
|
|
static int bits(u32 rw, int from, int to)
|
|
{
|
|
rw &= ~(0xffffffffU << (to+1));
|
|
rw >>= from;
|
|
return rw;
|
|
}
|
|
|
|
static int bit(u32 rw, int bit)
|
|
{
|
|
return bits(rw, bit, bit);
|
|
}
|
|
|
|
static void dump_regwrite(u32 rw)
|
|
{
|
|
int reg = bits(rw, 18, 22);
|
|
int rw_flag = bits(rw, 23, 23);
|
|
PDEBUG("rf2959 %#010x reg %d rw %d", rw, reg, rw_flag);
|
|
|
|
switch (reg) {
|
|
case 0:
|
|
PDEBUG("reg0 CFG1 ref_sel %d hybernate %d rf_vco_reg_en %d"
|
|
" if_vco_reg_en %d if_vga_en %d",
|
|
bits(rw, 14, 15), bit(rw, 3), bit(rw, 2), bit(rw, 1),
|
|
bit(rw, 0));
|
|
break;
|
|
case 1:
|
|
PDEBUG("reg1 IFPLL1 pll_en1 %d kv_en1 %d vtc_en1 %d lpf1 %d"
|
|
" cpl1 %d pdp1 %d autocal_en1 %d ld_en1 %d ifloopr %d"
|
|
" ifloopc %d dac1 %d",
|
|
bit(rw, 17), bit(rw, 16), bit(rw, 15), bit(rw, 14),
|
|
bit(rw, 13), bit(rw, 12), bit(rw, 11), bit(rw, 10),
|
|
bits(rw, 7, 9), bits(rw, 4, 6), bits(rw, 0, 3));
|
|
break;
|
|
case 2:
|
|
PDEBUG("reg2 IFPLL2 n1 %d num1 %d",
|
|
bits(rw, 6, 17), bits(rw, 0, 5));
|
|
break;
|
|
case 3:
|
|
PDEBUG("reg3 IFPLL3 num %d", bits(rw, 0, 17));
|
|
break;
|
|
case 4:
|
|
PDEBUG("reg4 IFPLL4 dn1 %#04x ct_def1 %d kv_def1 %d",
|
|
bits(rw, 8, 16), bits(rw, 4, 7), bits(rw, 0, 3));
|
|
break;
|
|
case 5:
|
|
PDEBUG("reg5 RFPLL1 pll_en %d kv_en %d vtc_en %d lpf %d cpl %d"
|
|
" pdp %d autocal_en %d ld_en %d rfloopr %d rfloopc %d"
|
|
" dac %d",
|
|
bit(rw, 17), bit(rw, 16), bit(rw, 15), bit(rw, 14),
|
|
bit(rw, 13), bit(rw, 12), bit(rw, 11), bit(rw, 10),
|
|
bits(rw, 7, 9), bits(rw, 4, 6), bits(rw, 0,3));
|
|
break;
|
|
case 6:
|
|
PDEBUG("reg6 RFPLL2 n %d num %d",
|
|
bits(rw, 6, 17), bits(rw, 0, 5));
|
|
break;
|
|
case 7:
|
|
PDEBUG("reg7 RFPLL3 num2 %d", bits(rw, 0, 17));
|
|
break;
|
|
case 8:
|
|
PDEBUG("reg8 RFPLL4 dn %#06x ct_def %d kv_def %d",
|
|
bits(rw, 8, 16), bits(rw, 4, 7), bits(rw, 0, 3));
|
|
break;
|
|
case 9:
|
|
PDEBUG("reg9 CAL1 tvco %d tlock %d m_ct_value %d ld_window %d",
|
|
bits(rw, 13, 17), bits(rw, 8, 12), bits(rw, 3, 7),
|
|
bits(rw, 0, 2));
|
|
break;
|
|
case 10:
|
|
PDEBUG("reg10 TXRX1 rxdcfbbyps %d pcontrol %d txvgc %d"
|
|
" rxlpfbw %d txlpfbw %d txdiffmode %d txenmode %d"
|
|
" intbiasen %d tybypass %d",
|
|
bit(rw, 17), bits(rw, 15, 16), bits(rw, 10, 14),
|
|
bits(rw, 7, 9), bits(rw, 4, 6), bit(rw, 3), bit(rw, 2),
|
|
bit(rw, 1), bit(rw, 0));
|
|
break;
|
|
case 11:
|
|
PDEBUG("reg11 PCNT1 mid_bias %d p_desired %d pc_offset %d"
|
|
" tx_delay %d",
|
|
bits(rw, 15, 17), bits(rw, 9, 14), bits(rw, 3, 8),
|
|
bits(rw, 0, 2));
|
|
break;
|
|
case 12:
|
|
PDEBUG("reg12 PCNT2 max_power %d mid_power %d min_power %d",
|
|
bits(rw, 12, 17), bits(rw, 6, 11), bits(rw, 0, 5));
|
|
break;
|
|
case 13:
|
|
PDEBUG("reg13 VCOT1 rfpll vco comp %d ifpll vco comp %d"
|
|
" lobias %d if_biasbuf %d if_biasvco %d rf_biasbuf %d"
|
|
" rf_biasvco %d",
|
|
bit(rw, 17), bit(rw, 16), bit(rw, 15),
|
|
bits(rw, 8, 9), bits(rw, 5, 7), bits(rw, 3, 4),
|
|
bits(rw, 0, 2));
|
|
break;
|
|
case 14:
|
|
PDEBUG("reg14 IQCAL rx_acal %d rx_pcal %d"
|
|
" tx_acal %d tx_pcal %d",
|
|
bits(rw, 13, 17), bits(rw, 9, 12), bits(rw, 4, 8),
|
|
bits(rw, 0, 3));
|
|
break;
|
|
}
|
|
}
|
|
#endif /* 0 */
|
|
|
|
static int rf2959_init_hw(struct zd_rf *rf)
|
|
{
|
|
int r;
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
|
|
static const struct zd_ioreq16 ioreqs[] = {
|
|
{ ZD_CR2, 0x1E }, { ZD_CR9, 0x20 }, { ZD_CR10, 0x89 },
|
|
{ ZD_CR11, 0x00 }, { ZD_CR15, 0xD0 }, { ZD_CR17, 0x68 },
|
|
{ ZD_CR19, 0x4a }, { ZD_CR20, 0x0c }, { ZD_CR21, 0x0E },
|
|
{ ZD_CR23, 0x48 },
|
|
/* normal size for cca threshold */
|
|
{ ZD_CR24, 0x14 },
|
|
/* { ZD_CR24, 0x20 }, */
|
|
{ ZD_CR26, 0x90 }, { ZD_CR27, 0x30 }, { ZD_CR29, 0x20 },
|
|
{ ZD_CR31, 0xb2 }, { ZD_CR32, 0x43 }, { ZD_CR33, 0x28 },
|
|
{ ZD_CR38, 0x30 }, { ZD_CR34, 0x0f }, { ZD_CR35, 0xF0 },
|
|
{ ZD_CR41, 0x2a }, { ZD_CR46, 0x7F }, { ZD_CR47, 0x1E },
|
|
{ ZD_CR51, 0xc5 }, { ZD_CR52, 0xc5 }, { ZD_CR53, 0xc5 },
|
|
{ ZD_CR79, 0x58 }, { ZD_CR80, 0x30 }, { ZD_CR81, 0x30 },
|
|
{ ZD_CR82, 0x00 }, { ZD_CR83, 0x24 }, { ZD_CR84, 0x04 },
|
|
{ ZD_CR85, 0x00 }, { ZD_CR86, 0x10 }, { ZD_CR87, 0x2A },
|
|
{ ZD_CR88, 0x10 }, { ZD_CR89, 0x24 }, { ZD_CR90, 0x18 },
|
|
/* { ZD_CR91, 0x18 }, */
|
|
/* should solve continuous CTS frame problems */
|
|
{ ZD_CR91, 0x00 },
|
|
{ ZD_CR92, 0x0a }, { ZD_CR93, 0x00 }, { ZD_CR94, 0x01 },
|
|
{ ZD_CR95, 0x00 }, { ZD_CR96, 0x40 }, { ZD_CR97, 0x37 },
|
|
{ ZD_CR98, 0x05 }, { ZD_CR99, 0x28 }, { ZD_CR100, 0x00 },
|
|
{ ZD_CR101, 0x13 }, { ZD_CR102, 0x27 }, { ZD_CR103, 0x27 },
|
|
{ ZD_CR104, 0x18 }, { ZD_CR105, 0x12 },
|
|
/* normal size */
|
|
{ ZD_CR106, 0x1a },
|
|
/* { ZD_CR106, 0x22 }, */
|
|
{ ZD_CR107, 0x24 }, { ZD_CR108, 0x0a }, { ZD_CR109, 0x13 },
|
|
{ ZD_CR110, 0x2F }, { ZD_CR111, 0x27 }, { ZD_CR112, 0x27 },
|
|
{ ZD_CR113, 0x27 }, { ZD_CR114, 0x27 }, { ZD_CR115, 0x40 },
|
|
{ ZD_CR116, 0x40 }, { ZD_CR117, 0xF0 }, { ZD_CR118, 0xF0 },
|
|
{ ZD_CR119, 0x16 },
|
|
/* no TX continuation */
|
|
{ ZD_CR122, 0x00 },
|
|
/* { ZD_CR122, 0xff }, */
|
|
{ ZD_CR127, 0x03 }, { ZD_CR131, 0x08 }, { ZD_CR138, 0x28 },
|
|
{ ZD_CR148, 0x44 }, { ZD_CR150, 0x10 }, { ZD_CR169, 0xBB },
|
|
{ ZD_CR170, 0xBB },
|
|
};
|
|
|
|
static const u32 rv[] = {
|
|
0x000007, /* REG0(CFG1) */
|
|
0x07dd43, /* REG1(IFPLL1) */
|
|
0x080959, /* REG2(IFPLL2) */
|
|
0x0e6666,
|
|
0x116a57, /* REG4 */
|
|
0x17dd43, /* REG5 */
|
|
0x1819f9, /* REG6 */
|
|
0x1e6666,
|
|
0x214554,
|
|
0x25e7fa,
|
|
0x27fffa,
|
|
/* The Zydas driver somehow forgets to set this value. It's
|
|
* only set for Japan. We are using internal power control
|
|
* for now.
|
|
*/
|
|
0x294128, /* internal power */
|
|
/* 0x28252c, */ /* External control TX power */
|
|
/* ZD_CR31_CCK, ZD_CR51_6-36M, ZD_CR52_48M, ZD_CR53_54M */
|
|
0x2c0000,
|
|
0x300000,
|
|
0x340000, /* REG13(0xD) */
|
|
0x381e0f, /* REG14(0xE) */
|
|
/* Bogus, RF2959's data sheet doesn't know register 27, which is
|
|
* actually referenced here. The commented 0x11 is 17.
|
|
*/
|
|
0x6c180f, /* REG27(0x11) */
|
|
};
|
|
|
|
r = zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
|
|
if (r)
|
|
return r;
|
|
|
|
return zd_rfwritev_locked(chip, rv, ARRAY_SIZE(rv), RF_RV_BITS);
|
|
}
|
|
|
|
static int rf2959_set_channel(struct zd_rf *rf, u8 channel)
|
|
{
|
|
int i, r;
|
|
const u32 *rv = rf2959_table[channel-1];
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
|
|
for (i = 0; i < 2; i++) {
|
|
r = zd_rfwrite_locked(chip, rv[i], RF_RV_BITS);
|
|
if (r)
|
|
return r;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int rf2959_switch_radio_on(struct zd_rf *rf)
|
|
{
|
|
static const struct zd_ioreq16 ioreqs[] = {
|
|
{ ZD_CR10, 0x89 },
|
|
{ ZD_CR11, 0x00 },
|
|
};
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
|
|
return zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
|
|
}
|
|
|
|
static int rf2959_switch_radio_off(struct zd_rf *rf)
|
|
{
|
|
static const struct zd_ioreq16 ioreqs[] = {
|
|
{ ZD_CR10, 0x15 },
|
|
{ ZD_CR11, 0x81 },
|
|
};
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
|
|
return zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
|
|
}
|
|
|
|
int zd_rf_init_rf2959(struct zd_rf *rf)
|
|
{
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
|
|
if (zd_chip_is_zd1211b(chip)) {
|
|
dev_err(zd_chip_dev(chip),
|
|
"RF2959 is currently not supported for ZD1211B"
|
|
" devices\n");
|
|
return -ENODEV;
|
|
}
|
|
rf->init_hw = rf2959_init_hw;
|
|
rf->set_channel = rf2959_set_channel;
|
|
rf->switch_radio_on = rf2959_switch_radio_on;
|
|
rf->switch_radio_off = rf2959_switch_radio_off;
|
|
return 0;
|
|
}
|