mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-14 15:26:41 +07:00
c14af233fb
The original MIPS hibernate code flushes cache and TLB entries in
swsusp_arch_resume(). But they are removed in Commit
|
||
---|---|---|
.. | ||
cpu.c | ||
hibernate.S | ||
Makefile |