mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-24 13:31:02 +07:00
9952f6918d
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms and conditions of the gnu general public license version 2 as published by the free software foundation this program is distributed in the hope it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not see http www gnu org licenses extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 228 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Steve Winslow <swinslow@gmail.com> Reviewed-by: Richard Fontana <rfontana@redhat.com> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190528171438.107155473@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
76 lines
1.8 KiB
C
76 lines
1.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright 2011 Calxeda, Inc.
|
|
*/
|
|
#ifndef _MACH_HIGHBANK__SYSREGS_H_
|
|
#define _MACH_HIGHBANK__SYSREGS_H_
|
|
|
|
#include <linux/io.h>
|
|
#include <linux/smp.h>
|
|
#include <asm/smp_plat.h>
|
|
#include <asm/smp_scu.h>
|
|
#include "core.h"
|
|
|
|
extern void __iomem *sregs_base;
|
|
|
|
#define HB_SREG_A9_PWR_REQ 0xf00
|
|
#define HB_SREG_A9_BOOT_STAT 0xf04
|
|
#define HB_SREG_A9_BOOT_DATA 0xf08
|
|
|
|
#define HB_PWR_SUSPEND 0
|
|
#define HB_PWR_SOFT_RESET 1
|
|
#define HB_PWR_HARD_RESET 2
|
|
#define HB_PWR_SHUTDOWN 3
|
|
|
|
#define SREG_CPU_PWR_CTRL(c) (0x200 + ((c) * 4))
|
|
|
|
static inline void highbank_set_core_pwr(void)
|
|
{
|
|
int cpu = MPIDR_AFFINITY_LEVEL(cpu_logical_map(smp_processor_id()), 0);
|
|
if (scu_base_addr)
|
|
scu_power_mode(scu_base_addr, SCU_PM_POWEROFF);
|
|
else
|
|
writel_relaxed(1, sregs_base + SREG_CPU_PWR_CTRL(cpu));
|
|
}
|
|
|
|
static inline void highbank_clear_core_pwr(void)
|
|
{
|
|
int cpu = MPIDR_AFFINITY_LEVEL(cpu_logical_map(smp_processor_id()), 0);
|
|
if (scu_base_addr)
|
|
scu_power_mode(scu_base_addr, SCU_PM_NORMAL);
|
|
else
|
|
writel_relaxed(0, sregs_base + SREG_CPU_PWR_CTRL(cpu));
|
|
}
|
|
|
|
static inline void highbank_set_pwr_suspend(void)
|
|
{
|
|
writel(HB_PWR_SUSPEND, sregs_base + HB_SREG_A9_PWR_REQ);
|
|
highbank_set_core_pwr();
|
|
}
|
|
|
|
static inline void highbank_set_pwr_shutdown(void)
|
|
{
|
|
writel(HB_PWR_SHUTDOWN, sregs_base + HB_SREG_A9_PWR_REQ);
|
|
highbank_set_core_pwr();
|
|
}
|
|
|
|
static inline void highbank_set_pwr_soft_reset(void)
|
|
{
|
|
writel(HB_PWR_SOFT_RESET, sregs_base + HB_SREG_A9_PWR_REQ);
|
|
highbank_set_core_pwr();
|
|
}
|
|
|
|
static inline void highbank_set_pwr_hard_reset(void)
|
|
{
|
|
writel(HB_PWR_HARD_RESET, sregs_base + HB_SREG_A9_PWR_REQ);
|
|
highbank_set_core_pwr();
|
|
}
|
|
|
|
static inline void highbank_clear_pwr_request(void)
|
|
{
|
|
writel(~0UL, sregs_base + HB_SREG_A9_PWR_REQ);
|
|
highbank_clear_core_pwr();
|
|
}
|
|
|
|
#endif
|