mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-25 17:35:07 +07:00
f54d186700
I plan to usurp the short name of struct fence for a core kernel struct, and so I need to rename the specialised fence/timeline for DMA operations to make room. A consensus was reached in https://lists.freedesktop.org/archives/dri-devel/2016-July/113083.html that making clear this fence applies to DMA operations was a good thing. Since then the patch has grown a bit as usage increases, so hopefully it remains a good thing! (v2...: rebase, rerun spatch) v3: Compile on msm, spotted a manual fixup that I broke. v4: Try again for msm, sorry Daniel coccinelle script: @@ @@ - struct fence + struct dma_fence @@ @@ - struct fence_ops + struct dma_fence_ops @@ @@ - struct fence_cb + struct dma_fence_cb @@ @@ - struct fence_array + struct dma_fence_array @@ @@ - enum fence_flag_bits + enum dma_fence_flag_bits @@ @@ ( - fence_init + dma_fence_init | - fence_release + dma_fence_release | - fence_free + dma_fence_free | - fence_get + dma_fence_get | - fence_get_rcu + dma_fence_get_rcu | - fence_put + dma_fence_put | - fence_signal + dma_fence_signal | - fence_signal_locked + dma_fence_signal_locked | - fence_default_wait + dma_fence_default_wait | - fence_add_callback + dma_fence_add_callback | - fence_remove_callback + dma_fence_remove_callback | - fence_enable_sw_signaling + dma_fence_enable_sw_signaling | - fence_is_signaled_locked + dma_fence_is_signaled_locked | - fence_is_signaled + dma_fence_is_signaled | - fence_is_later + dma_fence_is_later | - fence_later + dma_fence_later | - fence_wait_timeout + dma_fence_wait_timeout | - fence_wait_any_timeout + dma_fence_wait_any_timeout | - fence_wait + dma_fence_wait | - fence_context_alloc + dma_fence_context_alloc | - fence_array_create + dma_fence_array_create | - to_fence_array + to_dma_fence_array | - fence_is_array + dma_fence_is_array | - trace_fence_emit + trace_dma_fence_emit | - FENCE_TRACE + DMA_FENCE_TRACE | - FENCE_WARN + DMA_FENCE_WARN | - FENCE_ERR + DMA_FENCE_ERR ) ( ... ) Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk> Reviewed-by: Gustavo Padovan <gustavo.padovan@collabora.co.uk> Acked-by: Sumit Semwal <sumit.semwal@linaro.org> Acked-by: Christian König <christian.koenig@amd.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch> Link: http://patchwork.freedesktop.org/patch/msgid/20161025120045.28839-1-chris@chris-wilson.co.uk
348 lines
7.9 KiB
C
348 lines
7.9 KiB
C
/*
|
|
* Copyright 2014 Advanced Micro Devices, Inc.
|
|
* All Rights Reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the
|
|
* "Software"), to deal in the Software without restriction, including
|
|
* without limitation the rights to use, copy, modify, merge, publish,
|
|
* distribute, sub license, and/or sell copies of the Software, and to
|
|
* permit persons to whom the Software is furnished to do so, subject to
|
|
* the following conditions:
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
|
|
* DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
|
|
* OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
|
|
* USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* The above copyright notice and this permission notice (including the
|
|
* next paragraph) shall be included in all copies or substantial portions
|
|
* of the Software.
|
|
*
|
|
*/
|
|
/*
|
|
* Authors:
|
|
* Christian König <christian.koenig@amd.com>
|
|
*/
|
|
|
|
#include <drm/drmP.h>
|
|
#include "amdgpu.h"
|
|
#include "amdgpu_trace.h"
|
|
|
|
struct amdgpu_sync_entry {
|
|
struct hlist_node node;
|
|
struct dma_fence *fence;
|
|
};
|
|
|
|
static struct kmem_cache *amdgpu_sync_slab;
|
|
|
|
/**
|
|
* amdgpu_sync_create - zero init sync object
|
|
*
|
|
* @sync: sync object to initialize
|
|
*
|
|
* Just clear the sync object for now.
|
|
*/
|
|
void amdgpu_sync_create(struct amdgpu_sync *sync)
|
|
{
|
|
hash_init(sync->fences);
|
|
sync->last_vm_update = NULL;
|
|
}
|
|
|
|
/**
|
|
* amdgpu_sync_same_dev - test if fence belong to us
|
|
*
|
|
* @adev: amdgpu device to use for the test
|
|
* @f: fence to test
|
|
*
|
|
* Test if the fence was issued by us.
|
|
*/
|
|
static bool amdgpu_sync_same_dev(struct amdgpu_device *adev,
|
|
struct dma_fence *f)
|
|
{
|
|
struct amd_sched_fence *s_fence = to_amd_sched_fence(f);
|
|
|
|
if (s_fence) {
|
|
struct amdgpu_ring *ring;
|
|
|
|
ring = container_of(s_fence->sched, struct amdgpu_ring, sched);
|
|
return ring->adev == adev;
|
|
}
|
|
|
|
return false;
|
|
}
|
|
|
|
/**
|
|
* amdgpu_sync_get_owner - extract the owner of a fence
|
|
*
|
|
* @fence: fence get the owner from
|
|
*
|
|
* Extract who originally created the fence.
|
|
*/
|
|
static void *amdgpu_sync_get_owner(struct dma_fence *f)
|
|
{
|
|
struct amd_sched_fence *s_fence = to_amd_sched_fence(f);
|
|
|
|
if (s_fence)
|
|
return s_fence->owner;
|
|
|
|
return AMDGPU_FENCE_OWNER_UNDEFINED;
|
|
}
|
|
|
|
/**
|
|
* amdgpu_sync_keep_later - Keep the later fence
|
|
*
|
|
* @keep: existing fence to test
|
|
* @fence: new fence
|
|
*
|
|
* Either keep the existing fence or the new one, depending which one is later.
|
|
*/
|
|
static void amdgpu_sync_keep_later(struct dma_fence **keep,
|
|
struct dma_fence *fence)
|
|
{
|
|
if (*keep && dma_fence_is_later(*keep, fence))
|
|
return;
|
|
|
|
dma_fence_put(*keep);
|
|
*keep = dma_fence_get(fence);
|
|
}
|
|
|
|
/**
|
|
* amdgpu_sync_add_later - add the fence to the hash
|
|
*
|
|
* @sync: sync object to add the fence to
|
|
* @f: fence to add
|
|
*
|
|
* Tries to add the fence to an existing hash entry. Returns true when an entry
|
|
* was found, false otherwise.
|
|
*/
|
|
static bool amdgpu_sync_add_later(struct amdgpu_sync *sync, struct dma_fence *f)
|
|
{
|
|
struct amdgpu_sync_entry *e;
|
|
|
|
hash_for_each_possible(sync->fences, e, node, f->context) {
|
|
if (unlikely(e->fence->context != f->context))
|
|
continue;
|
|
|
|
amdgpu_sync_keep_later(&e->fence, f);
|
|
return true;
|
|
}
|
|
return false;
|
|
}
|
|
|
|
/**
|
|
* amdgpu_sync_fence - remember to sync to this fence
|
|
*
|
|
* @sync: sync object to add fence to
|
|
* @fence: fence to sync to
|
|
*
|
|
*/
|
|
int amdgpu_sync_fence(struct amdgpu_device *adev, struct amdgpu_sync *sync,
|
|
struct dma_fence *f)
|
|
{
|
|
struct amdgpu_sync_entry *e;
|
|
|
|
if (!f)
|
|
return 0;
|
|
|
|
if (amdgpu_sync_same_dev(adev, f) &&
|
|
amdgpu_sync_get_owner(f) == AMDGPU_FENCE_OWNER_VM)
|
|
amdgpu_sync_keep_later(&sync->last_vm_update, f);
|
|
|
|
if (amdgpu_sync_add_later(sync, f))
|
|
return 0;
|
|
|
|
e = kmem_cache_alloc(amdgpu_sync_slab, GFP_KERNEL);
|
|
if (!e)
|
|
return -ENOMEM;
|
|
|
|
hash_add(sync->fences, &e->node, f->context);
|
|
e->fence = dma_fence_get(f);
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* amdgpu_sync_resv - sync to a reservation object
|
|
*
|
|
* @sync: sync object to add fences from reservation object to
|
|
* @resv: reservation object with embedded fence
|
|
* @shared: true if we should only sync to the exclusive fence
|
|
*
|
|
* Sync to the fence
|
|
*/
|
|
int amdgpu_sync_resv(struct amdgpu_device *adev,
|
|
struct amdgpu_sync *sync,
|
|
struct reservation_object *resv,
|
|
void *owner)
|
|
{
|
|
struct reservation_object_list *flist;
|
|
struct dma_fence *f;
|
|
void *fence_owner;
|
|
unsigned i;
|
|
int r = 0;
|
|
|
|
if (resv == NULL)
|
|
return -EINVAL;
|
|
|
|
/* always sync to the exclusive fence */
|
|
f = reservation_object_get_excl(resv);
|
|
r = amdgpu_sync_fence(adev, sync, f);
|
|
|
|
flist = reservation_object_get_list(resv);
|
|
if (!flist || r)
|
|
return r;
|
|
|
|
for (i = 0; i < flist->shared_count; ++i) {
|
|
f = rcu_dereference_protected(flist->shared[i],
|
|
reservation_object_held(resv));
|
|
if (amdgpu_sync_same_dev(adev, f)) {
|
|
/* VM updates are only interesting
|
|
* for other VM updates and moves.
|
|
*/
|
|
fence_owner = amdgpu_sync_get_owner(f);
|
|
if ((owner != AMDGPU_FENCE_OWNER_UNDEFINED) &&
|
|
(fence_owner != AMDGPU_FENCE_OWNER_UNDEFINED) &&
|
|
((owner == AMDGPU_FENCE_OWNER_VM) !=
|
|
(fence_owner == AMDGPU_FENCE_OWNER_VM)))
|
|
continue;
|
|
|
|
/* Ignore fence from the same owner as
|
|
* long as it isn't undefined.
|
|
*/
|
|
if (owner != AMDGPU_FENCE_OWNER_UNDEFINED &&
|
|
fence_owner == owner)
|
|
continue;
|
|
}
|
|
|
|
r = amdgpu_sync_fence(adev, sync, f);
|
|
if (r)
|
|
break;
|
|
}
|
|
return r;
|
|
}
|
|
|
|
/**
|
|
* amdgpu_sync_peek_fence - get the next fence not signaled yet
|
|
*
|
|
* @sync: the sync object
|
|
* @ring: optional ring to use for test
|
|
*
|
|
* Returns the next fence not signaled yet without removing it from the sync
|
|
* object.
|
|
*/
|
|
struct dma_fence *amdgpu_sync_peek_fence(struct amdgpu_sync *sync,
|
|
struct amdgpu_ring *ring)
|
|
{
|
|
struct amdgpu_sync_entry *e;
|
|
struct hlist_node *tmp;
|
|
int i;
|
|
|
|
hash_for_each_safe(sync->fences, i, tmp, e, node) {
|
|
struct dma_fence *f = e->fence;
|
|
struct amd_sched_fence *s_fence = to_amd_sched_fence(f);
|
|
|
|
if (ring && s_fence) {
|
|
/* For fences from the same ring it is sufficient
|
|
* when they are scheduled.
|
|
*/
|
|
if (s_fence->sched == &ring->sched) {
|
|
if (dma_fence_is_signaled(&s_fence->scheduled))
|
|
continue;
|
|
|
|
return &s_fence->scheduled;
|
|
}
|
|
}
|
|
|
|
if (dma_fence_is_signaled(f)) {
|
|
hash_del(&e->node);
|
|
dma_fence_put(f);
|
|
kmem_cache_free(amdgpu_sync_slab, e);
|
|
continue;
|
|
}
|
|
|
|
return f;
|
|
}
|
|
|
|
return NULL;
|
|
}
|
|
|
|
/**
|
|
* amdgpu_sync_get_fence - get the next fence from the sync object
|
|
*
|
|
* @sync: sync object to use
|
|
*
|
|
* Get and removes the next fence from the sync object not signaled yet.
|
|
*/
|
|
struct dma_fence *amdgpu_sync_get_fence(struct amdgpu_sync *sync)
|
|
{
|
|
struct amdgpu_sync_entry *e;
|
|
struct hlist_node *tmp;
|
|
struct dma_fence *f;
|
|
int i;
|
|
|
|
hash_for_each_safe(sync->fences, i, tmp, e, node) {
|
|
|
|
f = e->fence;
|
|
|
|
hash_del(&e->node);
|
|
kmem_cache_free(amdgpu_sync_slab, e);
|
|
|
|
if (!dma_fence_is_signaled(f))
|
|
return f;
|
|
|
|
dma_fence_put(f);
|
|
}
|
|
return NULL;
|
|
}
|
|
|
|
/**
|
|
* amdgpu_sync_free - free the sync object
|
|
*
|
|
* @sync: sync object to use
|
|
*
|
|
* Free the sync object.
|
|
*/
|
|
void amdgpu_sync_free(struct amdgpu_sync *sync)
|
|
{
|
|
struct amdgpu_sync_entry *e;
|
|
struct hlist_node *tmp;
|
|
unsigned i;
|
|
|
|
hash_for_each_safe(sync->fences, i, tmp, e, node) {
|
|
hash_del(&e->node);
|
|
dma_fence_put(e->fence);
|
|
kmem_cache_free(amdgpu_sync_slab, e);
|
|
}
|
|
|
|
dma_fence_put(sync->last_vm_update);
|
|
}
|
|
|
|
/**
|
|
* amdgpu_sync_init - init sync object subsystem
|
|
*
|
|
* Allocate the slab allocator.
|
|
*/
|
|
int amdgpu_sync_init(void)
|
|
{
|
|
amdgpu_sync_slab = kmem_cache_create(
|
|
"amdgpu_sync", sizeof(struct amdgpu_sync_entry), 0,
|
|
SLAB_HWCACHE_ALIGN, NULL);
|
|
if (!amdgpu_sync_slab)
|
|
return -ENOMEM;
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* amdgpu_sync_fini - fini sync object subsystem
|
|
*
|
|
* Free the slab allocator.
|
|
*/
|
|
void amdgpu_sync_fini(void)
|
|
{
|
|
kmem_cache_destroy(amdgpu_sync_slab);
|
|
}
|