mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-18 00:50:45 +07:00
a7d7a143d0
Pull DRM updates from Dave Airlie: "Like all good pull reqs this ends with a revert, so it must mean we tested it, [ Ed. That's _one_ way of looking at it ] This pull is missing nouveau, Ben has been stuck trying to track down a very longstanding bug that revealed itself due to some other changes. I've asked him to send you a direct pull request for nouveau once he cleans things up. I'm away until Monday so don't want to delay things, you can make a decision on that when he sends it, I have my phone so I can ack things just not really merge much. It has one trivial conflict with your tree in armada_drv.c, and also the pull request contains some component changes that are already in your tree, the base tree from Russell went via Greg's tree already, but some stuff still shows up in here that doesn't when I merge my tree into yours. Otherwise all pretty standard graphics fare, one new driver and changes all over the place. New drivers: - sti kms driver for STMicroelectronics chipsets stih416 and stih407. core: - lots of cleanups to the drm core - DP MST helper code merged - universal cursor planes. - render nodes enabled by default panel: - better panel interfaces - new panel support - non-continuous cock advertising ability ttm: - shrinker fixes i915: - hopefully ditched UMS support - runtime pm fixes - psr tracking and locking - now enabled by default - userptr fixes - backlight brightness fixes - MST support merged - runtime PM for dpms - primary planes locking fixes - gen8 hw semaphore support - fbc fixes - runtime PM on SOix sleep state hw. - mmio base page flipping - lots of vlv/chv fixes. - universal cursor planes radeon: - Hawaii fixes - display scalar support for non-fixed mode displays - new firmware format support - dpm on more asics by default - GPUVM improvements - uncached and wc GTT buffers - BOs > visible VRAM exynos: - i80 interface support - module auto-loading - ipp driver consolidated. armada: - irq handling in crtc layer only - crtc renumbering - add component support - DT interaction changes. tegra: - load as module fixes - eDP bpp and sync polarity fixed - DSI non-continuous clock mode support - better support for importing buffers from nouveau msm: - mdp5/adq8084 v1.3 hw enablement - devicetree clk changse - ifc6410 board working tda998x: - component support - DT documentation update vmwgfx: - fix compat shader namespace" * 'drm-next' of git://people.freedesktop.org/~airlied/linux: (551 commits) Revert "drm: drop redundant drm_file->is_master" drm/panel: simple: Use devm_gpiod_get_optional() drm/dsi: Replace upcasting macro by function drm/panel: ld9040: Replace upcasting macro by function drm/exynos: dp: Modify driver to support drm_panel drm/exynos: Move DP setup into commit() drm/panel: simple: Add AUO B133HTN01 panel support drm/panel: simple: Support delays in panel functions drm/panel: simple: Add proper definition for prepare and unprepare drm/panel: s6e8aa0: Add proper definition for prepare and unprepare drm/panel: ld9040: Add proper definition for prepare and unprepare drm/tegra: Add support for panel prepare and unprepare routines drm/exynos: dsi: Add support for panel prepare and unprepare routines drm/exynos: dpi: Add support for panel prepare and unprepare routines drm/panel: simple: Add dummy prepare and unprepare routines drm/panel: s6e8aa0: Add dummy prepare and unprepare routines drm/panel: ld9040: Add dummy prepare and unprepare routines drm/panel: Provide convenience wrapper for .get_modes() drm/panel: add .prepare() and .unprepare() functions drm/panel: simple: Remove simple-panel compatible ...
114 lines
3.0 KiB
C
114 lines
3.0 KiB
C
/*
|
|
* Copyright 2012 Advanced Micro Devices, Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* based on nouveau_prime.c
|
|
*
|
|
* Authors: Alex Deucher
|
|
*/
|
|
#include <drm/drmP.h>
|
|
|
|
#include "radeon.h"
|
|
#include <drm/radeon_drm.h>
|
|
|
|
struct sg_table *radeon_gem_prime_get_sg_table(struct drm_gem_object *obj)
|
|
{
|
|
struct radeon_bo *bo = gem_to_radeon_bo(obj);
|
|
int npages = bo->tbo.num_pages;
|
|
|
|
return drm_prime_pages_to_sg(bo->tbo.ttm->pages, npages);
|
|
}
|
|
|
|
void *radeon_gem_prime_vmap(struct drm_gem_object *obj)
|
|
{
|
|
struct radeon_bo *bo = gem_to_radeon_bo(obj);
|
|
int ret;
|
|
|
|
ret = ttm_bo_kmap(&bo->tbo, 0, bo->tbo.num_pages,
|
|
&bo->dma_buf_vmap);
|
|
if (ret)
|
|
return ERR_PTR(ret);
|
|
|
|
return bo->dma_buf_vmap.virtual;
|
|
}
|
|
|
|
void radeon_gem_prime_vunmap(struct drm_gem_object *obj, void *vaddr)
|
|
{
|
|
struct radeon_bo *bo = gem_to_radeon_bo(obj);
|
|
|
|
ttm_bo_kunmap(&bo->dma_buf_vmap);
|
|
}
|
|
|
|
struct drm_gem_object *radeon_gem_prime_import_sg_table(struct drm_device *dev,
|
|
size_t size,
|
|
struct sg_table *sg)
|
|
{
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
struct radeon_bo *bo;
|
|
int ret;
|
|
|
|
ret = radeon_bo_create(rdev, size, PAGE_SIZE, false,
|
|
RADEON_GEM_DOMAIN_GTT, 0, sg, &bo);
|
|
if (ret)
|
|
return ERR_PTR(ret);
|
|
|
|
mutex_lock(&rdev->gem.mutex);
|
|
list_add_tail(&bo->list, &rdev->gem.objects);
|
|
mutex_unlock(&rdev->gem.mutex);
|
|
|
|
return &bo->gem_base;
|
|
}
|
|
|
|
int radeon_gem_prime_pin(struct drm_gem_object *obj)
|
|
{
|
|
struct radeon_bo *bo = gem_to_radeon_bo(obj);
|
|
int ret = 0;
|
|
|
|
ret = radeon_bo_reserve(bo, false);
|
|
if (unlikely(ret != 0))
|
|
return ret;
|
|
|
|
/* pin buffer into GTT */
|
|
ret = radeon_bo_pin(bo, RADEON_GEM_DOMAIN_GTT, NULL);
|
|
radeon_bo_unreserve(bo);
|
|
return ret;
|
|
}
|
|
|
|
void radeon_gem_prime_unpin(struct drm_gem_object *obj)
|
|
{
|
|
struct radeon_bo *bo = gem_to_radeon_bo(obj);
|
|
int ret = 0;
|
|
|
|
ret = radeon_bo_reserve(bo, false);
|
|
if (unlikely(ret != 0))
|
|
return;
|
|
|
|
radeon_bo_unpin(bo);
|
|
radeon_bo_unreserve(bo);
|
|
}
|
|
|
|
|
|
struct reservation_object *radeon_gem_prime_res_obj(struct drm_gem_object *obj)
|
|
{
|
|
struct radeon_bo *bo = gem_to_radeon_bo(obj);
|
|
|
|
return bo->tbo.resv;
|
|
}
|