mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 04:15:07 +07:00
9e311e77a8
The “affinity hint” mechanism is used by the user space daemon, irqbalancer, to indicate a preferred CPU mask for irqs. Irqbalancer can use this hint to balance the irqs between the cpus indicated by the mask. We wish the HCA to preferentially map the IRQs it uses to numa cores close to it. To accomplish this, we use cpumask_set_cpu_local_first(), that sets the affinity hint according the following policy: First it maps IRQs to “close” numa cores. If these are exhausted, the remaining IRQs are mapped to “far” numa cores. Signed-off-by: Yuval Atias <yuvala@mellanox.com> Signed-off-by: Amir Vadai <amirv@mellanox.com> Signed-off-by: David S. Miller <davem@davemloft.net>
229 lines
5.9 KiB
C
229 lines
5.9 KiB
C
/*
|
|
* Copyright (c) 2007 Mellanox Technologies. All rights reserved.
|
|
*
|
|
* This software is available to you under a choice of one of two
|
|
* licenses. You may choose to be licensed under the terms of the GNU
|
|
* General Public License (GPL) Version 2, available from the file
|
|
* COPYING in the main directory of this source tree, or the
|
|
* OpenIB.org BSD license below:
|
|
*
|
|
* Redistribution and use in source and binary forms, with or
|
|
* without modification, are permitted provided that the following
|
|
* conditions are met:
|
|
*
|
|
* - Redistributions of source code must retain the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer.
|
|
*
|
|
* - Redistributions in binary form must reproduce the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer in the documentation and/or other materials
|
|
* provided with the distribution.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#include <linux/mlx4/cq.h>
|
|
#include <linux/mlx4/qp.h>
|
|
#include <linux/mlx4/cmd.h>
|
|
|
|
#include "mlx4_en.h"
|
|
|
|
static void mlx4_en_cq_event(struct mlx4_cq *cq, enum mlx4_event event)
|
|
{
|
|
return;
|
|
}
|
|
|
|
|
|
int mlx4_en_create_cq(struct mlx4_en_priv *priv,
|
|
struct mlx4_en_cq **pcq,
|
|
int entries, int ring, enum cq_type mode,
|
|
int node)
|
|
{
|
|
struct mlx4_en_dev *mdev = priv->mdev;
|
|
struct mlx4_en_cq *cq;
|
|
int err;
|
|
|
|
cq = kzalloc_node(sizeof(*cq), GFP_KERNEL, node);
|
|
if (!cq) {
|
|
cq = kzalloc(sizeof(*cq), GFP_KERNEL);
|
|
if (!cq) {
|
|
en_err(priv, "Failed to allocate CQ structure\n");
|
|
return -ENOMEM;
|
|
}
|
|
}
|
|
|
|
cq->size = entries;
|
|
cq->buf_size = cq->size * mdev->dev->caps.cqe_size;
|
|
|
|
cq->ring = ring;
|
|
cq->is_tx = mode;
|
|
|
|
/* Allocate HW buffers on provided NUMA node.
|
|
* dev->numa_node is used in mtt range allocation flow.
|
|
*/
|
|
set_dev_node(&mdev->dev->pdev->dev, node);
|
|
err = mlx4_alloc_hwq_res(mdev->dev, &cq->wqres,
|
|
cq->buf_size, 2 * PAGE_SIZE);
|
|
set_dev_node(&mdev->dev->pdev->dev, mdev->dev->numa_node);
|
|
if (err)
|
|
goto err_cq;
|
|
|
|
err = mlx4_en_map_buffer(&cq->wqres.buf);
|
|
if (err)
|
|
goto err_res;
|
|
|
|
cq->buf = (struct mlx4_cqe *)cq->wqres.buf.direct.buf;
|
|
*pcq = cq;
|
|
|
|
return 0;
|
|
|
|
err_res:
|
|
mlx4_free_hwq_res(mdev->dev, &cq->wqres, cq->buf_size);
|
|
err_cq:
|
|
kfree(cq);
|
|
*pcq = NULL;
|
|
return err;
|
|
}
|
|
|
|
int mlx4_en_activate_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq,
|
|
int cq_idx)
|
|
{
|
|
struct mlx4_en_dev *mdev = priv->mdev;
|
|
int err = 0;
|
|
char name[25];
|
|
int timestamp_en = 0;
|
|
struct cpu_rmap *rmap =
|
|
#ifdef CONFIG_RFS_ACCEL
|
|
priv->dev->rx_cpu_rmap;
|
|
#else
|
|
NULL;
|
|
#endif
|
|
|
|
cq->dev = mdev->pndev[priv->port];
|
|
cq->mcq.set_ci_db = cq->wqres.db.db;
|
|
cq->mcq.arm_db = cq->wqres.db.db + 1;
|
|
*cq->mcq.set_ci_db = 0;
|
|
*cq->mcq.arm_db = 0;
|
|
memset(cq->buf, 0, cq->buf_size);
|
|
|
|
if (cq->is_tx == RX) {
|
|
if (mdev->dev->caps.comp_pool) {
|
|
if (!cq->vector) {
|
|
sprintf(name, "%s-%d", priv->dev->name,
|
|
cq->ring);
|
|
/* Set IRQ for specific name (per ring) */
|
|
if (mlx4_assign_eq(mdev->dev, name, rmap,
|
|
&cq->vector)) {
|
|
cq->vector = (cq->ring + 1 + priv->port)
|
|
% mdev->dev->caps.num_comp_vectors;
|
|
mlx4_warn(mdev, "Failed assigning an EQ to %s, falling back to legacy EQ's\n",
|
|
name);
|
|
}
|
|
}
|
|
} else {
|
|
cq->vector = (cq->ring + 1 + priv->port) %
|
|
mdev->dev->caps.num_comp_vectors;
|
|
}
|
|
} else {
|
|
/* For TX we use the same irq per
|
|
ring we assigned for the RX */
|
|
struct mlx4_en_cq *rx_cq;
|
|
|
|
cq_idx = cq_idx % priv->rx_ring_num;
|
|
rx_cq = priv->rx_cq[cq_idx];
|
|
cq->vector = rx_cq->vector;
|
|
}
|
|
|
|
if (!cq->is_tx)
|
|
cq->size = priv->rx_ring[cq->ring]->actual_size;
|
|
|
|
if ((cq->is_tx && priv->hwtstamp_config.tx_type) ||
|
|
(!cq->is_tx && priv->hwtstamp_config.rx_filter))
|
|
timestamp_en = 1;
|
|
|
|
err = mlx4_cq_alloc(mdev->dev, cq->size, &cq->wqres.mtt,
|
|
&mdev->priv_uar, cq->wqres.db.dma, &cq->mcq,
|
|
cq->vector, 0, timestamp_en);
|
|
if (err)
|
|
return err;
|
|
|
|
cq->mcq.comp = cq->is_tx ? mlx4_en_tx_irq : mlx4_en_rx_irq;
|
|
cq->mcq.event = mlx4_en_cq_event;
|
|
|
|
if (cq->is_tx) {
|
|
netif_napi_add(cq->dev, &cq->napi, mlx4_en_poll_tx_cq,
|
|
NAPI_POLL_WEIGHT);
|
|
} else {
|
|
struct mlx4_en_rx_ring *ring = priv->rx_ring[cq->ring];
|
|
|
|
err = irq_set_affinity_hint(cq->mcq.irq,
|
|
ring->affinity_mask);
|
|
if (err)
|
|
mlx4_warn(mdev, "Failed setting affinity hint\n");
|
|
|
|
netif_napi_add(cq->dev, &cq->napi, mlx4_en_poll_rx_cq, 64);
|
|
napi_hash_add(&cq->napi);
|
|
}
|
|
|
|
napi_enable(&cq->napi);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void mlx4_en_destroy_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq **pcq)
|
|
{
|
|
struct mlx4_en_dev *mdev = priv->mdev;
|
|
struct mlx4_en_cq *cq = *pcq;
|
|
|
|
mlx4_en_unmap_buffer(&cq->wqres.buf);
|
|
mlx4_free_hwq_res(mdev->dev, &cq->wqres, cq->buf_size);
|
|
if (priv->mdev->dev->caps.comp_pool && cq->vector) {
|
|
if (!cq->is_tx)
|
|
irq_set_affinity_hint(cq->mcq.irq, NULL);
|
|
mlx4_release_eq(priv->mdev->dev, cq->vector);
|
|
}
|
|
cq->vector = 0;
|
|
cq->buf_size = 0;
|
|
cq->buf = NULL;
|
|
kfree(cq);
|
|
*pcq = NULL;
|
|
}
|
|
|
|
void mlx4_en_deactivate_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq)
|
|
{
|
|
napi_disable(&cq->napi);
|
|
if (!cq->is_tx) {
|
|
napi_hash_del(&cq->napi);
|
|
synchronize_rcu();
|
|
}
|
|
netif_napi_del(&cq->napi);
|
|
|
|
mlx4_cq_free(priv->mdev->dev, &cq->mcq);
|
|
}
|
|
|
|
/* Set rx cq moderation parameters */
|
|
int mlx4_en_set_cq_moder(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq)
|
|
{
|
|
return mlx4_cq_modify(priv->mdev->dev, &cq->mcq,
|
|
cq->moder_cnt, cq->moder_time);
|
|
}
|
|
|
|
int mlx4_en_arm_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq)
|
|
{
|
|
mlx4_cq_arm(&cq->mcq, MLX4_CQ_DB_REQ_NOT, priv->mdev->uar_map,
|
|
&priv->mdev->uar_lock);
|
|
|
|
return 0;
|
|
}
|
|
|
|
|