mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 13:08:01 +07:00
e614a121c4
Lots of platforms contain clocks which if turned off would prove fatal. The only way to recover is to restart the board(s). This driver takes references to clocks which are required to be always-on. The Common Clk Framework will then take references to them. This way they will not be turned off during the clk_disabled_unused() procedure. In this patch we are identifying clocks, which if gated would render the STiH407 development board unserviceable. Signed-off-by: Peter Griffin <peter.griffin@linaro.org> Acked-by: Patrice Chotard <patrice.chotard@st.com>
337 lines
7.4 KiB
Plaintext
337 lines
7.4 KiB
Plaintext
/*
|
|
* Copyright (C) 2014 STMicroelectronics R&D Limited
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#include <dt-bindings/clock/stih407-clks.h>
|
|
/ {
|
|
clocks {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
/*
|
|
* Fixed 30MHz oscillator inputs to SoC
|
|
*/
|
|
clk_sysin: clk-sysin {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <30000000>;
|
|
};
|
|
|
|
/*
|
|
* ARM Peripheral clock for timers
|
|
*/
|
|
arm_periph_clk: clk-m-a9-periphs {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&clk_m_a9>;
|
|
clock-div = <2>;
|
|
clock-mult = <1>;
|
|
};
|
|
|
|
/*
|
|
* A9 PLL.
|
|
*/
|
|
clockgen-a9@92b0000 {
|
|
compatible = "st,clkgen-c32";
|
|
reg = <0x92b0000 0xffff>;
|
|
|
|
clockgen_a9_pll: clockgen-a9-pll {
|
|
#clock-cells = <1>;
|
|
compatible = "st,stih407-clkgen-plla9";
|
|
|
|
clocks = <&clk_sysin>;
|
|
|
|
clock-output-names = "clockgen-a9-pll-odf";
|
|
};
|
|
};
|
|
|
|
/*
|
|
* ARM CPU related clocks.
|
|
*/
|
|
clk_m_a9: clk-m-a9@92b0000 {
|
|
#clock-cells = <0>;
|
|
compatible = "st,stih407-clkgen-a9-mux";
|
|
reg = <0x92b0000 0x10000>;
|
|
|
|
clocks = <&clockgen_a9_pll 0>,
|
|
<&clockgen_a9_pll 0>,
|
|
<&clk_s_c0_flexgen 13>,
|
|
<&clk_m_a9_ext2f_div2>;
|
|
};
|
|
|
|
/*
|
|
* ARM Peripheral clock for timers
|
|
*/
|
|
clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
|
|
clocks = <&clk_s_c0_flexgen 13>;
|
|
|
|
clock-output-names = "clk-m-a9-ext2f-div2";
|
|
|
|
clock-div = <2>;
|
|
clock-mult = <1>;
|
|
};
|
|
|
|
/*
|
|
* Bootloader initialized system infrastructure clock for
|
|
* serial devices.
|
|
*/
|
|
clk_ext2f_a9: clockgen-c0@13 {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <200000000>;
|
|
clock-output-names = "clk-s-icn-reg-0";
|
|
};
|
|
|
|
clockgen-a@090ff000 {
|
|
compatible = "st,clkgen-c32";
|
|
reg = <0x90ff000 0x1000>;
|
|
|
|
clk_s_a0_pll: clk-s-a0-pll {
|
|
#clock-cells = <1>;
|
|
compatible = "st,clkgen-pll0";
|
|
|
|
clocks = <&clk_sysin>;
|
|
|
|
clock-output-names = "clk-s-a0-pll-ofd-0";
|
|
clock-critical = <0>; /* clk-s-a0-pll-ofd-0 */
|
|
};
|
|
|
|
clk_s_a0_flexgen: clk-s-a0-flexgen {
|
|
compatible = "st,flexgen";
|
|
|
|
#clock-cells = <1>;
|
|
|
|
clocks = <&clk_s_a0_pll 0>,
|
|
<&clk_sysin>;
|
|
|
|
clock-output-names = "clk-ic-lmi0";
|
|
clock-critical = <CLK_IC_LMI0>;
|
|
};
|
|
};
|
|
|
|
clk_s_c0_quadfs: clk-s-c0-quadfs@9103000 {
|
|
#clock-cells = <1>;
|
|
compatible = "st,quadfs-pll";
|
|
reg = <0x9103000 0x1000>;
|
|
|
|
clocks = <&clk_sysin>;
|
|
|
|
clock-output-names = "clk-s-c0-fs0-ch0",
|
|
"clk-s-c0-fs0-ch1",
|
|
"clk-s-c0-fs0-ch2",
|
|
"clk-s-c0-fs0-ch3";
|
|
clock-critical = <0>; /* clk-s-c0-fs0-ch0 */
|
|
};
|
|
|
|
clk_s_c0: clockgen-c@09103000 {
|
|
compatible = "st,clkgen-c32";
|
|
reg = <0x9103000 0x1000>;
|
|
|
|
clk_s_c0_pll0: clk-s-c0-pll0 {
|
|
#clock-cells = <1>;
|
|
compatible = "st,clkgen-pll0";
|
|
|
|
clocks = <&clk_sysin>;
|
|
|
|
clock-output-names = "clk-s-c0-pll0-odf-0";
|
|
clock-critical = <0>; /* clk-s-c0-pll0-odf-0 */
|
|
};
|
|
|
|
clk_s_c0_pll1: clk-s-c0-pll1 {
|
|
#clock-cells = <1>;
|
|
compatible = "st,clkgen-pll1";
|
|
|
|
clocks = <&clk_sysin>;
|
|
|
|
clock-output-names = "clk-s-c0-pll1-odf-0";
|
|
};
|
|
|
|
clk_s_c0_flexgen: clk-s-c0-flexgen {
|
|
#clock-cells = <1>;
|
|
compatible = "st,flexgen";
|
|
|
|
clocks = <&clk_s_c0_pll0 0>,
|
|
<&clk_s_c0_pll1 0>,
|
|
<&clk_s_c0_quadfs 0>,
|
|
<&clk_s_c0_quadfs 1>,
|
|
<&clk_s_c0_quadfs 2>,
|
|
<&clk_s_c0_quadfs 3>,
|
|
<&clk_sysin>;
|
|
|
|
clock-output-names = "clk-icn-gpu",
|
|
"clk-fdma",
|
|
"clk-nand",
|
|
"clk-hva",
|
|
"clk-proc-stfe",
|
|
"clk-proc-tp",
|
|
"clk-rx-icn-dmu",
|
|
"clk-rx-icn-hva",
|
|
"clk-icn-cpu",
|
|
"clk-tx-icn-dmu",
|
|
"clk-mmc-0",
|
|
"clk-mmc-1",
|
|
"clk-jpegdec",
|
|
"clk-ext2fa9",
|
|
"clk-ic-bdisp-0",
|
|
"clk-ic-bdisp-1",
|
|
"clk-pp-dmu",
|
|
"clk-vid-dmu",
|
|
"clk-dss-lpc",
|
|
"clk-st231-aud-0",
|
|
"clk-st231-gp-1",
|
|
"clk-st231-dmu",
|
|
"clk-icn-lmi",
|
|
"clk-tx-icn-disp-1",
|
|
"clk-icn-sbc",
|
|
"clk-stfe-frc2",
|
|
"clk-eth-phy",
|
|
"clk-eth-ref-phyclk",
|
|
"clk-flash-promip",
|
|
"clk-main-disp",
|
|
"clk-aux-disp",
|
|
"clk-compo-dvp";
|
|
clock-critical = <CLK_PROC_STFE>,
|
|
<CLK_ICN_CPU>,
|
|
<CLK_TX_ICN_DMU>,
|
|
<CLK_EXT2F_A9>,
|
|
<CLK_ICN_LMI>,
|
|
<CLK_ICN_SBC>;
|
|
};
|
|
};
|
|
|
|
clk_s_d0_quadfs: clk-s-d0-quadfs@9104000 {
|
|
#clock-cells = <1>;
|
|
compatible = "st,quadfs";
|
|
reg = <0x9104000 0x1000>;
|
|
|
|
clocks = <&clk_sysin>;
|
|
|
|
clock-output-names = "clk-s-d0-fs0-ch0",
|
|
"clk-s-d0-fs0-ch1",
|
|
"clk-s-d0-fs0-ch2",
|
|
"clk-s-d0-fs0-ch3";
|
|
};
|
|
|
|
clockgen-d0@09104000 {
|
|
compatible = "st,clkgen-c32";
|
|
reg = <0x9104000 0x1000>;
|
|
|
|
clk_s_d0_flexgen: clk-s-d0-flexgen {
|
|
#clock-cells = <1>;
|
|
compatible = "st,flexgen-audio", "st,flexgen";
|
|
|
|
clocks = <&clk_s_d0_quadfs 0>,
|
|
<&clk_s_d0_quadfs 1>,
|
|
<&clk_s_d0_quadfs 2>,
|
|
<&clk_s_d0_quadfs 3>,
|
|
<&clk_sysin>;
|
|
|
|
clock-output-names = "clk-pcm-0",
|
|
"clk-pcm-1",
|
|
"clk-pcm-2",
|
|
"clk-spdiff";
|
|
};
|
|
};
|
|
|
|
clk_s_d2_quadfs: clk-s-d2-quadfs@9106000 {
|
|
#clock-cells = <1>;
|
|
compatible = "st,quadfs";
|
|
reg = <0x9106000 0x1000>;
|
|
|
|
clocks = <&clk_sysin>;
|
|
|
|
clock-output-names = "clk-s-d2-fs0-ch0",
|
|
"clk-s-d2-fs0-ch1",
|
|
"clk-s-d2-fs0-ch2",
|
|
"clk-s-d2-fs0-ch3";
|
|
};
|
|
|
|
clk_tmdsout_hdmi: clk-tmdsout-hdmi {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <0>;
|
|
};
|
|
|
|
clockgen-d2@x9106000 {
|
|
compatible = "st,clkgen-c32";
|
|
reg = <0x9106000 0x1000>;
|
|
|
|
clk_s_d2_flexgen: clk-s-d2-flexgen {
|
|
#clock-cells = <1>;
|
|
compatible = "st,flexgen-video", "st,flexgen";
|
|
|
|
clocks = <&clk_s_d2_quadfs 0>,
|
|
<&clk_s_d2_quadfs 1>,
|
|
<&clk_s_d2_quadfs 2>,
|
|
<&clk_s_d2_quadfs 3>,
|
|
<&clk_sysin>,
|
|
<&clk_sysin>,
|
|
<&clk_tmdsout_hdmi>;
|
|
|
|
clock-output-names = "clk-pix-main-disp",
|
|
"clk-pix-pip",
|
|
"clk-pix-gdp1",
|
|
"clk-pix-gdp2",
|
|
"clk-pix-gdp3",
|
|
"clk-pix-gdp4",
|
|
"clk-pix-aux-disp",
|
|
"clk-denc",
|
|
"clk-pix-hddac",
|
|
"clk-hddac",
|
|
"clk-sddac",
|
|
"clk-pix-dvo",
|
|
"clk-dvo",
|
|
"clk-pix-hdmi",
|
|
"clk-tmds-hdmi",
|
|
"clk-ref-hdmiphy";
|
|
};
|
|
};
|
|
|
|
clk_s_d3_quadfs: clk-s-d3-quadfs@9107000 {
|
|
#clock-cells = <1>;
|
|
compatible = "st,quadfs";
|
|
reg = <0x9107000 0x1000>;
|
|
|
|
clocks = <&clk_sysin>;
|
|
|
|
clock-output-names = "clk-s-d3-fs0-ch0",
|
|
"clk-s-d3-fs0-ch1",
|
|
"clk-s-d3-fs0-ch2",
|
|
"clk-s-d3-fs0-ch3";
|
|
};
|
|
|
|
clockgen-d3@9107000 {
|
|
compatible = "st,clkgen-c32";
|
|
reg = <0x9107000 0x1000>;
|
|
|
|
clk_s_d3_flexgen: clk-s-d3-flexgen {
|
|
#clock-cells = <1>;
|
|
compatible = "st,flexgen";
|
|
|
|
clocks = <&clk_s_d3_quadfs 0>,
|
|
<&clk_s_d3_quadfs 1>,
|
|
<&clk_s_d3_quadfs 2>,
|
|
<&clk_s_d3_quadfs 3>,
|
|
<&clk_sysin>;
|
|
|
|
clock-output-names = "clk-stfe-frc1",
|
|
"clk-tsout-0",
|
|
"clk-tsout-1",
|
|
"clk-mchi",
|
|
"clk-vsens-compo",
|
|
"clk-frc1-remote",
|
|
"clk-lpc-0",
|
|
"clk-lpc-1";
|
|
};
|
|
};
|
|
};
|
|
};
|