mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
2874c5fd28
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license as published by the free software foundation either version 2 of the license or at your option any later version extracted by the scancode license scanner the SPDX license identifier GPL-2.0-or-later has been chosen to replace the boilerplate/reference in 3029 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190527070032.746973796@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
61 lines
1.4 KiB
C
61 lines
1.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* Copyright (C) 2013 Horms Solutions Ltd.
|
|
*
|
|
* Contact: Simon Horman <horms@verge.net.au>
|
|
*/
|
|
|
|
#ifndef __DT_BINDINGS_CLOCK_R8A7779_H__
|
|
#define __DT_BINDINGS_CLOCK_R8A7779_H__
|
|
|
|
/* CPG */
|
|
#define R8A7779_CLK_PLLA 0
|
|
#define R8A7779_CLK_Z 1
|
|
#define R8A7779_CLK_ZS 2
|
|
#define R8A7779_CLK_S 3
|
|
#define R8A7779_CLK_S1 4
|
|
#define R8A7779_CLK_P 5
|
|
#define R8A7779_CLK_B 6
|
|
#define R8A7779_CLK_OUT 7
|
|
|
|
/* MSTP 0 */
|
|
#define R8A7779_CLK_HSPI 7
|
|
#define R8A7779_CLK_TMU2 14
|
|
#define R8A7779_CLK_TMU1 15
|
|
#define R8A7779_CLK_TMU0 16
|
|
#define R8A7779_CLK_HSCIF1 18
|
|
#define R8A7779_CLK_HSCIF0 19
|
|
#define R8A7779_CLK_SCIF5 21
|
|
#define R8A7779_CLK_SCIF4 22
|
|
#define R8A7779_CLK_SCIF3 23
|
|
#define R8A7779_CLK_SCIF2 24
|
|
#define R8A7779_CLK_SCIF1 25
|
|
#define R8A7779_CLK_SCIF0 26
|
|
#define R8A7779_CLK_I2C3 27
|
|
#define R8A7779_CLK_I2C2 28
|
|
#define R8A7779_CLK_I2C1 29
|
|
#define R8A7779_CLK_I2C0 30
|
|
|
|
/* MSTP 1 */
|
|
#define R8A7779_CLK_USB01 0
|
|
#define R8A7779_CLK_USB2 1
|
|
#define R8A7779_CLK_DU 3
|
|
#define R8A7779_CLK_VIN2 8
|
|
#define R8A7779_CLK_VIN1 9
|
|
#define R8A7779_CLK_VIN0 10
|
|
#define R8A7779_CLK_ETHER 14
|
|
#define R8A7779_CLK_SATA 15
|
|
#define R8A7779_CLK_PCIE 16
|
|
#define R8A7779_CLK_VIN3 20
|
|
|
|
/* MSTP 3 */
|
|
#define R8A7779_CLK_SDHI3 20
|
|
#define R8A7779_CLK_SDHI2 21
|
|
#define R8A7779_CLK_SDHI1 22
|
|
#define R8A7779_CLK_SDHI0 23
|
|
#define R8A7779_CLK_MMC1 30
|
|
#define R8A7779_CLK_MMC0 31
|
|
|
|
|
|
#endif /* __DT_BINDINGS_CLOCK_R8A7779_H__ */
|