mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 00:06:51 +07:00
6a57d104c8
This is the second batch of SoC updates for the 3.8 merge window, containing parts that had dependencies on earlier branches such that we couldn't include them with the first branch. These are general updates for Samsung Exynos, Renesas/shmobile and a topic branch that adds SMP support to Altera's socfpga platform. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.11 (GNU/Linux) iQIcBAABAgAGBQJQy5gxAAoJEIwa5zzehBx3ab0P/1SSJYLNcn8rieIALLZaSH17 lxVwyv/OMLmRual0eVjXN+mcNuAc05gemLUSNSrdFPrHhEGSqFz8x0C/A6o3Ovw/ OxNNX3rQiZP86vKRVmT/did7yEkMmleKng19uOyBXN2p7f6lh01Y5NFTVE1dWiZG TJPEgWI9mrarUMarL90fBu7AlXPNJwfG0opmT5QWuZmcLlaRXFTqFU2U08e5rPp5 9yrTn3fQCDx+eT7qUBiZfuH6sesMnofYWDNJSvV/aPI4UYsEcK6KyJUL8LBuTLQ7 9LHqsJNHLnlqxDsq6N/B0/pno2rhgdbkPPtl0c0xw35anHWW86IUgWgSCbu16LDZ uKDV31tIsx8yhsm8QkSKwzEjVnablhVYORGByVkNYBVSgMobdxBNFog6iX9NNQxJ 3Z1K0i65YPffDoK7CJorIxcxyvBuBR/KueUFpzEK05xzJlvhPK2NQSY5Je0qEaA3 tZYt0WfMtLC0huhLxEL/xNXuErqvj18kOSal3CHmg2LWVaKCFKNuY/B71yF7xaTc qN3RGJdb5Dyh49CCzXVBSAKJozc+pB8RauGnM//UQf49lmFzQ7oaQjxNjS3zQrjA 3LsbJ8cDbwWVKb8yRvR8BtnJl81yE58D6R/gEPjH33v4jRPLUONLyyhVI57Rf0tV SFjd8wRlsFakOQ4qnG/B =77Ct -----END PGP SIGNATURE----- Merge tag 'soc2' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc Pull ARM Soc updates, take 2, from Olof Johansson: "This is the second batch of SoC updates for the 3.8 merge window, containing parts that had dependencies on earlier branches such that we couldn't include them with the first branch. These are general updates for Samsung Exynos, Renesas/shmobile and a topic branch that adds SMP support to Altera's socfpga platform." Fix up conflicts mostly as per Olof. * tag 'soc2' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: ARM: EXYNOS: Clock settings for SATA and SATA PHY ARM: EXYNOS: Add ARM down clock support ARM: EXYNOS: Fix i2c suspend/resume for legacy controller ARM: EXYNOS: Add aliases for i2c controller ARM: EXYNOS: Setup legacy i2c controller interrupts sh: clkfwk: fixup unsed variable warning Revert "ARM: shmobile: r8a7779: Replace modify_scu_cpu_psr with scu_power_mode" Revert "ARM: shmobile: sh73a0: Replace modify_scu_cpu_psr with scu_power_mode" Revert "ARM: shmobile: emev2: Replace modify_scu_cpu_psr with scu_power_mode" ARM: highbank: use common debug_ll_io_init ARM: shmobile: sh7372: sh7372_fsiXck_clk become non-global ARM: shmobile: sh7372: remove fsidivx clock ARM: socfpga: mark secondary_trampoline as cpuinit socfpga: map uart into virtual address space so that early_printk() works ARM: socfpga: fix build break for allyesconfig ARM: socfpga: Enable SMP for socfpga ARM: EXYNOS: Add dp clock support for EXYNOS5 ARM: SAMSUNG: call clk_get_rate for debugfs rate files ARM: SAMSUNG: add clock_tree debugfs file in clock
587 lines
13 KiB
Plaintext
587 lines
13 KiB
Plaintext
/*
|
|
* SAMSUNG EXYNOS5250 SoC device tree source
|
|
*
|
|
* Copyright (c) 2012 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com
|
|
*
|
|
* SAMSUNG EXYNOS5250 SoC device nodes are listed in this file.
|
|
* EXYNOS5250 based board files can include this file and provide
|
|
* values for board specfic bindings.
|
|
*
|
|
* Note: This file does not include device nodes for all the controllers in
|
|
* EXYNOS5250 SoC. As device tree coverage for EXYNOS5250 increases,
|
|
* additional nodes can be added to this file.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
/ {
|
|
compatible = "samsung,exynos5250";
|
|
interrupt-parent = <&gic>;
|
|
|
|
aliases {
|
|
spi0 = &spi_0;
|
|
spi1 = &spi_1;
|
|
spi2 = &spi_2;
|
|
gsc0 = &gsc_0;
|
|
gsc1 = &gsc_1;
|
|
gsc2 = &gsc_2;
|
|
gsc3 = &gsc_3;
|
|
mshc0 = &dwmmc_0;
|
|
mshc1 = &dwmmc_1;
|
|
mshc2 = &dwmmc_2;
|
|
mshc3 = &dwmmc_3;
|
|
i2c0 = &i2c_0;
|
|
i2c1 = &i2c_1;
|
|
i2c2 = &i2c_2;
|
|
i2c3 = &i2c_3;
|
|
i2c4 = &i2c_4;
|
|
i2c5 = &i2c_5;
|
|
i2c6 = &i2c_6;
|
|
i2c7 = &i2c_7;
|
|
i2c8 = &i2c_8;
|
|
};
|
|
|
|
gic:interrupt-controller@10481000 {
|
|
compatible = "arm,cortex-a9-gic";
|
|
#interrupt-cells = <3>;
|
|
interrupt-controller;
|
|
reg = <0x10481000 0x1000>, <0x10482000 0x2000>;
|
|
};
|
|
|
|
combiner:interrupt-controller@10440000 {
|
|
compatible = "samsung,exynos4210-combiner";
|
|
#interrupt-cells = <2>;
|
|
interrupt-controller;
|
|
samsung,combiner-nr = <32>;
|
|
reg = <0x10440000 0x1000>;
|
|
interrupts = <0 0 0>, <0 1 0>, <0 2 0>, <0 3 0>,
|
|
<0 4 0>, <0 5 0>, <0 6 0>, <0 7 0>,
|
|
<0 8 0>, <0 9 0>, <0 10 0>, <0 11 0>,
|
|
<0 12 0>, <0 13 0>, <0 14 0>, <0 15 0>,
|
|
<0 16 0>, <0 17 0>, <0 18 0>, <0 19 0>,
|
|
<0 20 0>, <0 21 0>, <0 22 0>, <0 23 0>,
|
|
<0 24 0>, <0 25 0>, <0 26 0>, <0 27 0>,
|
|
<0 28 0>, <0 29 0>, <0 30 0>, <0 31 0>;
|
|
};
|
|
|
|
watchdog {
|
|
compatible = "samsung,s3c2410-wdt";
|
|
reg = <0x101D0000 0x100>;
|
|
interrupts = <0 42 0>;
|
|
};
|
|
|
|
codec@11000000 {
|
|
compatible = "samsung,mfc-v6";
|
|
reg = <0x11000000 0x10000>;
|
|
interrupts = <0 96 0>;
|
|
};
|
|
|
|
rtc {
|
|
compatible = "samsung,s3c6410-rtc";
|
|
reg = <0x101E0000 0x100>;
|
|
interrupts = <0 43 0>, <0 44 0>;
|
|
};
|
|
|
|
tmu@10060000 {
|
|
compatible = "samsung,exynos5250-tmu";
|
|
reg = <0x10060000 0x100>;
|
|
interrupts = <0 65 0>;
|
|
};
|
|
|
|
serial@12C00000 {
|
|
compatible = "samsung,exynos4210-uart";
|
|
reg = <0x12C00000 0x100>;
|
|
interrupts = <0 51 0>;
|
|
};
|
|
|
|
serial@12C10000 {
|
|
compatible = "samsung,exynos4210-uart";
|
|
reg = <0x12C10000 0x100>;
|
|
interrupts = <0 52 0>;
|
|
};
|
|
|
|
serial@12C20000 {
|
|
compatible = "samsung,exynos4210-uart";
|
|
reg = <0x12C20000 0x100>;
|
|
interrupts = <0 53 0>;
|
|
};
|
|
|
|
serial@12C30000 {
|
|
compatible = "samsung,exynos4210-uart";
|
|
reg = <0x12C30000 0x100>;
|
|
interrupts = <0 54 0>;
|
|
};
|
|
|
|
sata@122F0000 {
|
|
compatible = "samsung,exynos5-sata-ahci";
|
|
reg = <0x122F0000 0x1ff>;
|
|
interrupts = <0 115 0>;
|
|
};
|
|
|
|
sata-phy@12170000 {
|
|
compatible = "samsung,exynos5-sata-phy";
|
|
reg = <0x12170000 0x1ff>;
|
|
};
|
|
|
|
i2c_0: i2c@12C60000 {
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x12C60000 0x100>;
|
|
interrupts = <0 56 0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
i2c_1: i2c@12C70000 {
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x12C70000 0x100>;
|
|
interrupts = <0 57 0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
i2c_2: i2c@12C80000 {
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x12C80000 0x100>;
|
|
interrupts = <0 58 0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
i2c_3: i2c@12C90000 {
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x12C90000 0x100>;
|
|
interrupts = <0 59 0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
i2c_4: i2c@12CA0000 {
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x12CA0000 0x100>;
|
|
interrupts = <0 60 0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
i2c_5: i2c@12CB0000 {
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x12CB0000 0x100>;
|
|
interrupts = <0 61 0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
i2c_6: i2c@12CC0000 {
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x12CC0000 0x100>;
|
|
interrupts = <0 62 0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
i2c_7: i2c@12CD0000 {
|
|
compatible = "samsung,s3c2440-i2c";
|
|
reg = <0x12CD0000 0x100>;
|
|
interrupts = <0 63 0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
i2c_8: i2c@12CE0000 {
|
|
compatible = "samsung,s3c2440-hdmiphy-i2c";
|
|
reg = <0x12CE0000 0x1000>;
|
|
interrupts = <0 64 0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
i2c@121D0000 {
|
|
compatible = "samsung,exynos5-sata-phy-i2c";
|
|
reg = <0x121D0000 0x100>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
spi_0: spi@12d20000 {
|
|
compatible = "samsung,exynos4210-spi";
|
|
reg = <0x12d20000 0x100>;
|
|
interrupts = <0 66 0>;
|
|
tx-dma-channel = <&pdma0 5>; /* preliminary */
|
|
rx-dma-channel = <&pdma0 4>; /* preliminary */
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
spi_1: spi@12d30000 {
|
|
compatible = "samsung,exynos4210-spi";
|
|
reg = <0x12d30000 0x100>;
|
|
interrupts = <0 67 0>;
|
|
tx-dma-channel = <&pdma1 5>; /* preliminary */
|
|
rx-dma-channel = <&pdma1 4>; /* preliminary */
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
spi_2: spi@12d40000 {
|
|
compatible = "samsung,exynos4210-spi";
|
|
reg = <0x12d40000 0x100>;
|
|
interrupts = <0 68 0>;
|
|
tx-dma-channel = <&pdma0 7>; /* preliminary */
|
|
rx-dma-channel = <&pdma0 6>; /* preliminary */
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
dwmmc_0: dwmmc0@12200000 {
|
|
compatible = "samsung,exynos5250-dw-mshc";
|
|
reg = <0x12200000 0x1000>;
|
|
interrupts = <0 75 0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
dwmmc_1: dwmmc1@12210000 {
|
|
compatible = "samsung,exynos5250-dw-mshc";
|
|
reg = <0x12210000 0x1000>;
|
|
interrupts = <0 76 0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
dwmmc_2: dwmmc2@12220000 {
|
|
compatible = "samsung,exynos5250-dw-mshc";
|
|
reg = <0x12220000 0x1000>;
|
|
interrupts = <0 77 0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
dwmmc_3: dwmmc3@12230000 {
|
|
compatible = "samsung,exynos5250-dw-mshc";
|
|
reg = <0x12230000 0x1000>;
|
|
interrupts = <0 78 0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
amba {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "arm,amba-bus";
|
|
interrupt-parent = <&gic>;
|
|
ranges;
|
|
|
|
pdma0: pdma@121A0000 {
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
reg = <0x121A0000 0x1000>;
|
|
interrupts = <0 34 0>;
|
|
};
|
|
|
|
pdma1: pdma@121B0000 {
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
reg = <0x121B0000 0x1000>;
|
|
interrupts = <0 35 0>;
|
|
};
|
|
|
|
mdma0: mdma@10800000 {
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
reg = <0x10800000 0x1000>;
|
|
interrupts = <0 33 0>;
|
|
};
|
|
|
|
mdma1: mdma@11C10000 {
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
reg = <0x11C10000 0x1000>;
|
|
interrupts = <0 124 0>;
|
|
};
|
|
};
|
|
|
|
gpio-controllers {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
gpio-controller;
|
|
ranges;
|
|
|
|
gpa0: gpio-controller@11400000 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400000 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpa1: gpio-controller@11400020 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400020 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpa2: gpio-controller@11400040 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400040 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpb0: gpio-controller@11400060 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400060 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpb1: gpio-controller@11400080 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400080 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpb2: gpio-controller@114000A0 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x114000A0 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpb3: gpio-controller@114000C0 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x114000C0 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpc0: gpio-controller@114000E0 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x114000E0 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpc1: gpio-controller@11400100 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400100 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpc2: gpio-controller@11400120 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400120 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpc3: gpio-controller@11400140 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400140 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpc4: gpio-controller@114002E0 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x114002E0 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpd0: gpio-controller@11400160 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400160 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpd1: gpio-controller@11400180 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400180 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpy0: gpio-controller@114001A0 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x114001A0 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpy1: gpio-controller@114001C0 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x114001C0 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpy2: gpio-controller@114001E0 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x114001E0 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpy3: gpio-controller@11400200 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400200 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpy4: gpio-controller@11400220 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400220 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpy5: gpio-controller@11400240 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400240 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpy6: gpio-controller@11400260 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400260 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpx0: gpio-controller@11400C00 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400C00 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpx1: gpio-controller@11400C20 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400C20 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpx2: gpio-controller@11400C40 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400C40 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpx3: gpio-controller@11400C60 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x11400C60 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpe0: gpio-controller@13400000 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x13400000 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpe1: gpio-controller@13400020 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x13400020 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpf0: gpio-controller@13400040 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x13400040 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpf1: gpio-controller@13400060 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x13400060 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpg0: gpio-controller@13400080 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x13400080 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpg1: gpio-controller@134000A0 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x134000A0 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpg2: gpio-controller@134000C0 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x134000C0 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gph0: gpio-controller@134000E0 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x134000E0 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gph1: gpio-controller@13400100 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x13400100 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpv0: gpio-controller@10D10000 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x10D10000 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpv1: gpio-controller@10D10020 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x10D10020 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpv2: gpio-controller@10D10040 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x10D10060 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpv3: gpio-controller@10D10060 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x10D10080 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpv4: gpio-controller@10D10080 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x10D100C0 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
|
|
gpz: gpio-controller@03860000 {
|
|
compatible = "samsung,exynos4-gpio";
|
|
reg = <0x03860000 0x20>;
|
|
#gpio-cells = <4>;
|
|
};
|
|
};
|
|
|
|
gsc_0: gsc@0x13e00000 {
|
|
compatible = "samsung,exynos5-gsc";
|
|
reg = <0x13e00000 0x1000>;
|
|
interrupts = <0 85 0>;
|
|
};
|
|
|
|
gsc_1: gsc@0x13e10000 {
|
|
compatible = "samsung,exynos5-gsc";
|
|
reg = <0x13e10000 0x1000>;
|
|
interrupts = <0 86 0>;
|
|
};
|
|
|
|
gsc_2: gsc@0x13e20000 {
|
|
compatible = "samsung,exynos5-gsc";
|
|
reg = <0x13e20000 0x1000>;
|
|
interrupts = <0 87 0>;
|
|
};
|
|
|
|
gsc_3: gsc@0x13e30000 {
|
|
compatible = "samsung,exynos5-gsc";
|
|
reg = <0x13e30000 0x1000>;
|
|
interrupts = <0 88 0>;
|
|
};
|
|
|
|
hdmi {
|
|
compatible = "samsung,exynos5-hdmi";
|
|
reg = <0x14530000 0x100000>;
|
|
interrupts = <0 95 0>;
|
|
};
|
|
|
|
mixer {
|
|
compatible = "samsung,exynos5-mixer";
|
|
reg = <0x14450000 0x10000>;
|
|
interrupts = <0 94 0>;
|
|
};
|
|
};
|