mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 18:45:02 +07:00
a0b2563551
- moves out of nouveau_bios.c and demagics the logical state definitions - simplifies chipset-specific driver interface - makes most of gpio irq handling common, will use for nv4x hpd later - api extended to allow both direct gpio access, and access using the logical function states - api extended to allow for future use of gpio extender chips - pre-nv50 was handled very badly, the main issue being that all GPIOs were being treated as output-only. - fixes nvd0 so gpio changes actually stick, magic reg needs bashing Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
140 lines
3.6 KiB
C
140 lines
3.6 KiB
C
/*
|
|
* Copyright 2010 Red Hat Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors: Ben Skeggs
|
|
*/
|
|
|
|
#include "drmP.h"
|
|
#include "nouveau_drv.h"
|
|
#include "nouveau_hw.h"
|
|
#include "nouveau_gpio.h"
|
|
|
|
#include "nv50_display.h"
|
|
|
|
static int
|
|
nv50_gpio_location(int line, u32 *reg, u32 *shift)
|
|
{
|
|
const uint32_t nv50_gpio_reg[4] = { 0xe104, 0xe108, 0xe280, 0xe284 };
|
|
|
|
if (line >= 32)
|
|
return -EINVAL;
|
|
|
|
*reg = nv50_gpio_reg[line >> 3];
|
|
*shift = (line & 7) << 2;
|
|
return 0;
|
|
}
|
|
|
|
int
|
|
nv50_gpio_drive(struct drm_device *dev, int line, int dir, int out)
|
|
{
|
|
u32 reg, shift;
|
|
|
|
if (nv50_gpio_location(line, ®, &shift))
|
|
return -EINVAL;
|
|
|
|
nv_mask(dev, reg, 7 << shift, (((dir ^ 1) << 1) | out) << shift);
|
|
return 0;
|
|
}
|
|
|
|
int
|
|
nv50_gpio_sense(struct drm_device *dev, int line)
|
|
{
|
|
u32 reg, shift;
|
|
|
|
if (nv50_gpio_location(line, ®, &shift))
|
|
return -EINVAL;
|
|
|
|
return !!(nv_rd32(dev, reg) & (4 << shift));
|
|
}
|
|
|
|
void
|
|
nv50_gpio_irq_enable(struct drm_device *dev, int line, bool on)
|
|
{
|
|
u32 reg = line < 16 ? 0xe050 : 0xe070;
|
|
u32 mask = 0x00010001 << (line & 0xf);
|
|
|
|
nv_wr32(dev, reg + 4, mask);
|
|
nv_mask(dev, reg + 0, mask, on ? mask : 0);
|
|
}
|
|
|
|
int
|
|
nvd0_gpio_drive(struct drm_device *dev, int line, int dir, int out)
|
|
{
|
|
u32 data = ((dir ^ 1) << 13) | (out << 12);
|
|
nv_mask(dev, 0x00d610 + (line * 4), 0x00003000, data);
|
|
nv_mask(dev, 0x00d604, 0x00000001, 0x00000001); /* update? */
|
|
return 0;
|
|
}
|
|
|
|
int
|
|
nvd0_gpio_sense(struct drm_device *dev, int line)
|
|
{
|
|
return !!(nv_rd32(dev, 0x00d610 + (line * 4)) & 0x00004000);
|
|
}
|
|
|
|
static void
|
|
nv50_gpio_isr(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
u32 intr0, intr1 = 0;
|
|
u32 hi, lo;
|
|
|
|
intr0 = nv_rd32(dev, 0xe054) & nv_rd32(dev, 0xe050);
|
|
if (dev_priv->chipset >= 0x90)
|
|
intr1 = nv_rd32(dev, 0xe074) & nv_rd32(dev, 0xe070);
|
|
|
|
hi = (intr0 & 0x0000ffff) | (intr1 << 16);
|
|
lo = (intr0 >> 16) | (intr1 & 0xffff0000);
|
|
nouveau_gpio_isr(dev, 0, hi | lo);
|
|
|
|
nv_wr32(dev, 0xe054, intr0);
|
|
if (dev_priv->chipset >= 0x90)
|
|
nv_wr32(dev, 0xe074, intr1);
|
|
}
|
|
|
|
int
|
|
nv50_gpio_init(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
|
|
/* disable, and ack any pending gpio interrupts */
|
|
nv_wr32(dev, 0xe050, 0x00000000);
|
|
nv_wr32(dev, 0xe054, 0xffffffff);
|
|
if (dev_priv->chipset >= 0x90) {
|
|
nv_wr32(dev, 0xe070, 0x00000000);
|
|
nv_wr32(dev, 0xe074, 0xffffffff);
|
|
}
|
|
|
|
nouveau_irq_register(dev, 21, nv50_gpio_isr);
|
|
return 0;
|
|
}
|
|
|
|
void
|
|
nv50_gpio_fini(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
|
|
nv_wr32(dev, 0xe050, 0x00000000);
|
|
if (dev_priv->chipset >= 0x90)
|
|
nv_wr32(dev, 0xe070, 0x00000000);
|
|
nouveau_irq_unregister(dev, 21);
|
|
}
|