mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 04:59:04 +07:00
69f24d1784
o Move current_cpu_type() to a separate header file o #ifdefing on supported CPU types lets modern GCC know that certain code in callers may be discarded ideally turning current_cpu_type() into a function returning a constant. o Use current_cpu_type() rather than direct access to struct cpuinfo_mips. Signed-off-by: Ralf Baechle <ralf@linux-mips.org> Cc: Steven J. Hill <Steven.Hill@imgtec.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/5833/
58 lines
1.4 KiB
C
58 lines
1.4 KiB
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2003, 07 Ralf Baechle
|
|
*/
|
|
#ifndef __ASM_MACH_IP27_CPU_FEATURE_OVERRIDES_H
|
|
#define __ASM_MACH_IP27_CPU_FEATURE_OVERRIDES_H
|
|
|
|
#include <asm/cpu.h>
|
|
|
|
/*
|
|
* IP27 only comes with R10000 family processors all using the same config
|
|
*/
|
|
#define cpu_has_watch 1
|
|
#define cpu_has_mips16 0
|
|
#define cpu_has_divec 0
|
|
#define cpu_has_vce 0
|
|
#define cpu_has_cache_cdex_p 0
|
|
#define cpu_has_cache_cdex_s 0
|
|
#define cpu_has_prefetch 1
|
|
#define cpu_has_mcheck 0
|
|
#define cpu_has_ejtag 0
|
|
|
|
#define cpu_has_llsc 1
|
|
#define cpu_has_vtag_icache 0
|
|
#define cpu_has_dc_aliases 0
|
|
#define cpu_has_ic_fills_f_dc 0
|
|
#define cpu_has_dsp 0
|
|
#define cpu_has_dsp2 0
|
|
#define cpu_icache_snoops_remote_store 1
|
|
#define cpu_has_mipsmt 0
|
|
#define cpu_has_userlocal 0
|
|
|
|
#define cpu_has_nofpuex 0
|
|
#define cpu_has_64bits 1
|
|
|
|
#define cpu_has_4kex 1
|
|
#define cpu_has_3k_cache 0
|
|
#define cpu_has_6k_cache 0
|
|
#define cpu_has_4k_cache 1
|
|
#define cpu_has_8k_cache 0
|
|
#define cpu_has_tx39_cache 0
|
|
|
|
#define cpu_has_inclusive_pcaches 1
|
|
|
|
#define cpu_dcache_line_size() 32
|
|
#define cpu_icache_line_size() 64
|
|
#define cpu_scache_line_size() 128
|
|
|
|
#define cpu_has_mips32r1 0
|
|
#define cpu_has_mips32r2 0
|
|
#define cpu_has_mips64r1 0
|
|
#define cpu_has_mips64r2 0
|
|
|
|
#endif /* __ASM_MACH_IP27_CPU_FEATURE_OVERRIDES_H */
|