mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 07:45:12 +07:00
9952f6918d
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms and conditions of the gnu general public license version 2 as published by the free software foundation this program is distributed in the hope it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not see http www gnu org licenses extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 228 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Steve Winslow <swinslow@gmail.com> Reviewed-by: Richard Fontana <rfontana@redhat.com> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190528171438.107155473@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
76 lines
1.7 KiB
C
76 lines
1.7 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
|
|
*/
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/err.h>
|
|
|
|
#include "clk.h"
|
|
|
|
static unsigned long clk_sync_source_recalc_rate(struct clk_hw *hw,
|
|
unsigned long parent_rate)
|
|
{
|
|
struct tegra_clk_sync_source *sync = to_clk_sync_source(hw);
|
|
|
|
return sync->rate;
|
|
}
|
|
|
|
static long clk_sync_source_round_rate(struct clk_hw *hw, unsigned long rate,
|
|
unsigned long *prate)
|
|
{
|
|
struct tegra_clk_sync_source *sync = to_clk_sync_source(hw);
|
|
|
|
if (rate > sync->max_rate)
|
|
return -EINVAL;
|
|
else
|
|
return rate;
|
|
}
|
|
|
|
static int clk_sync_source_set_rate(struct clk_hw *hw, unsigned long rate,
|
|
unsigned long parent_rate)
|
|
{
|
|
struct tegra_clk_sync_source *sync = to_clk_sync_source(hw);
|
|
|
|
sync->rate = rate;
|
|
return 0;
|
|
}
|
|
|
|
const struct clk_ops tegra_clk_sync_source_ops = {
|
|
.round_rate = clk_sync_source_round_rate,
|
|
.set_rate = clk_sync_source_set_rate,
|
|
.recalc_rate = clk_sync_source_recalc_rate,
|
|
};
|
|
|
|
struct clk *tegra_clk_register_sync_source(const char *name,
|
|
unsigned long max_rate)
|
|
{
|
|
struct tegra_clk_sync_source *sync;
|
|
struct clk_init_data init;
|
|
struct clk *clk;
|
|
|
|
sync = kzalloc(sizeof(*sync), GFP_KERNEL);
|
|
if (!sync) {
|
|
pr_err("%s: could not allocate sync source clk\n", __func__);
|
|
return ERR_PTR(-ENOMEM);
|
|
}
|
|
|
|
sync->max_rate = max_rate;
|
|
|
|
init.ops = &tegra_clk_sync_source_ops;
|
|
init.name = name;
|
|
init.flags = 0;
|
|
init.parent_names = NULL;
|
|
init.num_parents = 0;
|
|
|
|
/* Data in .init is copied by clk_register(), so stack variable OK */
|
|
sync->hw.init = &init;
|
|
|
|
clk = clk_register(NULL, &sync->hw);
|
|
if (IS_ERR(clk))
|
|
kfree(sync);
|
|
|
|
return clk;
|
|
}
|