Anthony Koo 68f1a00c23 drm/amd/display: interface to check if timing can be seamless ... [Why] Need to figure out whether a timing we want to commit matches something that GOP already programmed, in which case we can decide to some optimizations [How] 1. Add way to check for DIG FE 2. Add way to check for matching OTG timing 3. Add way to check for matching pixel clock (if possible) - Currently only support DP for pixel clock, since it is easy to calc Signed-off-by: Anthony Koo <Anthony.Koo@amd.com> Reviewed-by: Aric Cyr <Aric.Cyr@amd.com> Acked-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2019-02-06 13:30:44 -05:00
..
amdgpu_dm	drm/amd/display: Clear dc_sink after it gets released	2019-02-06 13:29:48 -05:00
dc	drm/amd/display: interface to check if timing can be seamless	2019-02-06 13:30:44 -05:00
include	drm/amd/display: add gpio lock/unlock	2019-02-05 21:16:23 -05:00
modules	drm/amd/display: Modify ABM 2.2 Max Reduction	2019-02-05 21:16:23 -05:00
Kconfig	drm/amd/display: Add DC config flag for Raven2 (v2)	2018-09-14 09:36:56 -05:00
Makefile	drm/amd/display: Load DMCU IRAM	2018-11-26 15:47:53 -05:00
TODO	drm/amd/display: Convert remaining loggers off dc_logger	2018-07-13 14:48:42 -05:00