mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-26 11:10:51 +07:00
1585defb4c
In ARM multi-cluster systems the MPIDR affinity level 0 cannot be used as a single cpu identifier, affinity levels 1 and 2 must be taken into account as well. This patch extends the MPIDR usage to affinity levels 1 and 2 in versatile secondary cores start up code in order to compare the passed pen_release value with the full-blown affinity mask. Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> Signed-off-by: Liviu Dudau <liviu.dudau@arm.com> Acked-by: Nicolas Pitre <nico@linaro.org> Signed-off-by: Pawel Moll <pawel.moll@arm.com>
42 lines
966 B
ArmAsm
42 lines
966 B
ArmAsm
/*
|
|
* linux/arch/arm/plat-versatile/headsmp.S
|
|
*
|
|
* Copyright (c) 2003 ARM Limited
|
|
* All Rights Reserved
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#include <linux/linkage.h>
|
|
#include <linux/init.h>
|
|
|
|
__INIT
|
|
|
|
/*
|
|
* Realview/Versatile Express specific entry point for secondary CPUs.
|
|
* This provides a "holding pen" into which all secondary cores are held
|
|
* until we're ready for them to initialise.
|
|
*/
|
|
ENTRY(versatile_secondary_startup)
|
|
mrc p15, 0, r0, c0, c0, 5
|
|
bic r0, #0xff000000
|
|
adr r4, 1f
|
|
ldmia r4, {r5, r6}
|
|
sub r4, r4, r5
|
|
add r6, r6, r4
|
|
pen: ldr r7, [r6]
|
|
cmp r7, r0
|
|
bne pen
|
|
|
|
/*
|
|
* we've been released from the holding pen: secondary_stack
|
|
* should now contain the SVC stack for this core
|
|
*/
|
|
b secondary_startup
|
|
|
|
.align
|
|
1: .long .
|
|
.long pen_release
|
|
ENDPROC(versatile_secondary_startup)
|