mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-14 06:26:43 +07:00
eb9b9b56ee
Add mode pin support for the SuperH architecture V2. With this patch applied the board code can add their own function to export the cpu mode pin configuration. In most cases this will be a constant bitmap, but boards that allow reading this from a register can instead read out the pin state from hardware. The code warns if a pin is tested but no board specific mode pin function has been provided. Signed-off-by: Magnus Damm <damm@igel.co.jp> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
116 lines
2.6 KiB
C
116 lines
2.6 KiB
C
#ifndef __ASM_SH_PROCESSOR_H
|
|
#define __ASM_SH_PROCESSOR_H
|
|
|
|
#include <asm/cpu-features.h>
|
|
#include <asm/segment.h>
|
|
#include <asm/cache.h>
|
|
|
|
#ifndef __ASSEMBLY__
|
|
/*
|
|
* CPU type and hardware bug flags. Kept separately for each CPU.
|
|
*
|
|
* Each one of these also needs a CONFIG_CPU_SUBTYPE_xxx entry
|
|
* in arch/sh/mm/Kconfig, as well as an entry in arch/sh/kernel/setup.c
|
|
* for parsing the subtype in get_cpu_subtype().
|
|
*/
|
|
enum cpu_type {
|
|
/* SH-2 types */
|
|
CPU_SH7619,
|
|
|
|
/* SH-2A types */
|
|
CPU_SH7201, CPU_SH7203, CPU_SH7206, CPU_SH7263, CPU_MXG,
|
|
|
|
/* SH-3 types */
|
|
CPU_SH7705, CPU_SH7706, CPU_SH7707,
|
|
CPU_SH7708, CPU_SH7708S, CPU_SH7708R,
|
|
CPU_SH7709, CPU_SH7709A, CPU_SH7710, CPU_SH7712,
|
|
CPU_SH7720, CPU_SH7721, CPU_SH7729,
|
|
|
|
/* SH-4 types */
|
|
CPU_SH7750, CPU_SH7750S, CPU_SH7750R, CPU_SH7751, CPU_SH7751R,
|
|
CPU_SH7760, CPU_SH4_202, CPU_SH4_501,
|
|
|
|
/* SH-4A types */
|
|
CPU_SH7763, CPU_SH7770, CPU_SH7780, CPU_SH7781, CPU_SH7785, CPU_SH7786,
|
|
CPU_SH7723, CPU_SH7724, CPU_SHX3,
|
|
|
|
/* SH4AL-DSP types */
|
|
CPU_SH7343, CPU_SH7722, CPU_SH7366,
|
|
|
|
/* SH-5 types */
|
|
CPU_SH5_101, CPU_SH5_103,
|
|
|
|
/* Unknown subtype */
|
|
CPU_SH_NONE
|
|
};
|
|
|
|
/*
|
|
* TLB information structure
|
|
*
|
|
* Defined for both I and D tlb, per-processor.
|
|
*/
|
|
struct tlb_info {
|
|
unsigned long long next;
|
|
unsigned long long first;
|
|
unsigned long long last;
|
|
|
|
unsigned int entries;
|
|
unsigned int step;
|
|
|
|
unsigned long flags;
|
|
};
|
|
|
|
struct sh_cpuinfo {
|
|
unsigned int type;
|
|
int cut_major, cut_minor;
|
|
unsigned long loops_per_jiffy;
|
|
unsigned long asid_cache;
|
|
|
|
struct cache_info icache; /* Primary I-cache */
|
|
struct cache_info dcache; /* Primary D-cache */
|
|
struct cache_info scache; /* Secondary cache */
|
|
|
|
/* TLB info */
|
|
struct tlb_info itlb;
|
|
struct tlb_info dtlb;
|
|
|
|
unsigned long flags;
|
|
} __attribute__ ((aligned(L1_CACHE_BYTES)));
|
|
|
|
extern struct sh_cpuinfo cpu_data[];
|
|
#define boot_cpu_data cpu_data[0]
|
|
#define current_cpu_data cpu_data[smp_processor_id()]
|
|
#define raw_current_cpu_data cpu_data[raw_smp_processor_id()]
|
|
|
|
#define cpu_sleep() __asm__ __volatile__ ("sleep" : : : "memory")
|
|
#define cpu_relax() barrier()
|
|
|
|
/* Forward decl */
|
|
struct seq_operations;
|
|
|
|
extern struct pt_regs fake_swapper_regs;
|
|
|
|
/* arch/sh/kernel/setup.c */
|
|
const char *get_cpu_subtype(struct sh_cpuinfo *c);
|
|
extern const struct seq_operations cpuinfo_op;
|
|
|
|
/* processor boot mode configuration */
|
|
int generic_mode_pins(void);
|
|
int test_mode_pin(int pin);
|
|
|
|
#ifdef CONFIG_VSYSCALL
|
|
int vsyscall_init(void);
|
|
#else
|
|
#define vsyscall_init() do { } while (0)
|
|
#endif
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
#ifdef CONFIG_SUPERH32
|
|
# include "processor_32.h"
|
|
#else
|
|
# include "processor_64.h"
|
|
#endif
|
|
|
|
#endif /* __ASM_SH_PROCESSOR_H */
|