mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-24 20:55:22 +07:00
0ecb40ca35
marco has SET/CLEAR registers pair for rstc to avoid read-modify-write, this patch detects the mach typer and access registers based on SoC. Signed-off-by: Barry Song <Baohua.Song@csr.com>
89 lines
2.3 KiB
C
89 lines
2.3 KiB
C
/*
|
|
* reset controller for CSR SiRFprimaII
|
|
*
|
|
* Copyright (c) 2011 Cambridge Silicon Radio Limited, a CSR plc group company.
|
|
*
|
|
* Licensed under GPLv2 or later.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/mutex.h>
|
|
#include <linux/io.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/device.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_address.h>
|
|
|
|
void __iomem *sirfsoc_rstc_base;
|
|
static DEFINE_MUTEX(rstc_lock);
|
|
|
|
static struct of_device_id rstc_ids[] = {
|
|
{ .compatible = "sirf,prima2-rstc" },
|
|
{ .compatible = "sirf,marco-rstc" },
|
|
{},
|
|
};
|
|
|
|
static int __init sirfsoc_of_rstc_init(void)
|
|
{
|
|
struct device_node *np;
|
|
|
|
np = of_find_matching_node(NULL, rstc_ids);
|
|
if (!np)
|
|
panic("unable to find compatible rstc node in dtb\n");
|
|
|
|
sirfsoc_rstc_base = of_iomap(np, 0);
|
|
if (!sirfsoc_rstc_base)
|
|
panic("unable to map rstc cpu registers\n");
|
|
|
|
of_node_put(np);
|
|
|
|
return 0;
|
|
}
|
|
early_initcall(sirfsoc_of_rstc_init);
|
|
|
|
int sirfsoc_reset_device(struct device *dev)
|
|
{
|
|
u32 reset_bit;
|
|
|
|
if (of_property_read_u32(dev->of_node, "reset-bit", &reset_bit))
|
|
return -EINVAL;
|
|
|
|
mutex_lock(&rstc_lock);
|
|
|
|
if (of_device_is_compatible(dev->of_node, "sirf,prima2-rstc")) {
|
|
/*
|
|
* Writing 1 to this bit resets corresponding block. Writing 0 to this
|
|
* bit de-asserts reset signal of the corresponding block.
|
|
* datasheet doesn't require explicit delay between the set and clear
|
|
* of reset bit. it could be shorter if tests pass.
|
|
*/
|
|
writel(readl(sirfsoc_rstc_base + (reset_bit / 32) * 4) | reset_bit,
|
|
sirfsoc_rstc_base + (reset_bit / 32) * 4);
|
|
msleep(10);
|
|
writel(readl(sirfsoc_rstc_base + (reset_bit / 32) * 4) & ~reset_bit,
|
|
sirfsoc_rstc_base + (reset_bit / 32) * 4);
|
|
} else {
|
|
/*
|
|
* For MARCO and POLO
|
|
* Writing 1 to SET register resets corresponding block. Writing 1 to CLEAR
|
|
* register de-asserts reset signal of the corresponding block.
|
|
* datasheet doesn't require explicit delay between the set and clear
|
|
* of reset bit. it could be shorter if tests pass.
|
|
*/
|
|
writel(reset_bit, sirfsoc_rstc_base + (reset_bit / 32) * 8);
|
|
msleep(10);
|
|
writel(reset_bit, sirfsoc_rstc_base + (reset_bit / 32) * 8 + 4);
|
|
}
|
|
|
|
mutex_unlock(&rstc_lock);
|
|
|
|
return 0;
|
|
}
|
|
|
|
#define SIRFSOC_SYS_RST_BIT BIT(31)
|
|
|
|
void sirfsoc_restart(char mode, const char *cmd)
|
|
{
|
|
writel(SIRFSOC_SYS_RST_BIT, sirfsoc_rstc_base);
|
|
}
|