mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-12 15:36:23 +07:00
ed780686de
Just as the 32-bit contents, the 64-bit device tree branch also contains a number of additions this release cycle. New platforms: - LG LG1313 - Mediatek MT6755 - Renesas r8a7796 - Broadcom 2837 Other platforms with larger updates are: - Nvidia X1 platforms (USB 3.0, regulators, display subsystem) - Mediatek MT8173 (display subsystem added) - Rockchip RK3399 (a lot of new peripherals) - ARM Juno reference implementation (SCPI power domains, coresight, thermal) -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABAgAGBQJXnnlFAAoJEIwa5zzehBx3vvQQAJRlQ8JtQYzPyyiBGn/F8rbr JFf2clMobYwPBQGFHQOC2WGEAZEhTMcc0exzfLp4Iu+9wsZW28KQCZvZHk3Gn60/ U/e9/V3xFlCFudgOPoxrUzil1XWG6hxI6PMetn2+WwBa3PziZQczXiJu1iWWP1HE XSusuE9SL7w0EfBDtJcbdZPQC2Ciq3mzBB7wLEE0Dblz4WgZuE74wWMVpjtb9bhV sWtveX45J/UwzUkeIrErwhSzDRCD4D/Vw6p/1gcmCQfY+LFsLs6/QUJbglThyhSJ xo72jc6W2Y+FvX4XgFgjofS57mgfdwgmCSY0OhA7FRCWxbRllkzQrgE5JmPAP0J8 SwfhNe7uH0onuSmiaaTPdcVy6lx572keN6LWjxdW08/qSsDY+TxdxG/zVP3C0lcZ Al5NgwP9oViUpSOLkzwmlZvva+8WBLzDLQjMfduX/JsTUubJSVht+34XS2o7uE9D 15HkqdHX7tQ6GOcOoERr2bKVGkG2MKxMgFcwmILPOARcqKAbxJ/Sq97axJ3Hqdzg GLcPV3YKgQ005vhJfswUN1jjKQbjvOY+aAhCekfs/xMyJz+K9IzkRPxKuVDt/1Tg J6X5yqk12yRiCvfpHUeFs3LTHLsocX3dM8wevkEacNdEZ7hXyhBzkAgZKjt7ujJ/ NQtezrdMW/ZRNq7CoS4z =g0hR -----END PGP SIGNATURE----- Merge tag 'armsoc-dt64' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc Pull 64-bit ARM DT updates from Olof Johansson: "Just as the 32-bit contents, the 64-bit device tree branch also contains a number of additions this release cycle. New platforms: - LG LG1313 - Mediatek MT6755 - Renesas r8a7796 - Broadcom 2837 Other platforms with larger updates are: - Nvidia X1 platforms (USB 3.0, regulators, display subsystem) - Mediatek MT8173 (display subsystem added) - Rockchip RK3399 (a lot of new peripherals) - ARM Juno reference implementation (SCPI power domains, coresight, thermal)" * tag 'armsoc-dt64' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (118 commits) arm64: tegra: Enable HDMI on Jetson TX1 arm64: tegra: Add sor1_src clock arm64: tegra: Add XUSB powergates on Tegra210 arm64: tegra: Add DPAUX pinctrl bindings arm64: tegra: Add ACONNECT bus node for Tegra210 arm64: tegra: Add audio powergate node for Tegra210 arm64: tegra: Add regulators for Tegra210 Smaug arm64: tegra: Correct Tegra210 XUSB mailbox interrupt arm64: tegra: Enable XUSB controller on Jetson TX1 arm64: tegra: Enable debug serial on Jetson TX1 arm64: tegra: Add Tegra210 XUSB controller arm64: tegra: Add Tegra210 XUSB pad controller arm64: tegra: Add DSI panel on Jetson TX1 arm64: tegra: p2597: Add SDMMC power supplies arm64: tegra: Add PMIC support on Jetson TX1 Revert "ARM64: DTS: meson-gxbb: switch ethernet to real clock" arm64: dts: hi6220: Add pl031 RTC support arm64: dts: r8a7796/salvator-x: Enable watchdog timer arm64: dts: r8a7796: Add RWDT node arm64: dts: r8a7796: Use SYSC "always-on" PM Domain ...
188 lines
3.7 KiB
Plaintext
188 lines
3.7 KiB
Plaintext
/*
|
|
* BSD LICENSE
|
|
*
|
|
* Copyright(c) 2015 Broadcom Corporation. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* * Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* * Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* * Neither the name of Broadcom Corporation nor the names of its
|
|
* contributors may be used to endorse or promote products derived
|
|
* from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "ns2.dtsi"
|
|
|
|
/ {
|
|
model = "Broadcom NS2 SVK";
|
|
compatible = "brcm,ns2-svk", "brcm,ns2";
|
|
|
|
aliases {
|
|
serial0 = &uart3;
|
|
serial1 = &uart0;
|
|
serial2 = &uart1;
|
|
serial3 = &uart2;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
bootargs = "earlycon=uart8250,mmio32,0x66130000";
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <0x000000000 0x80000000 0x00000000 0x40000000>;
|
|
};
|
|
};
|
|
|
|
&pci_phy0 {
|
|
status = "ok";
|
|
};
|
|
|
|
&pci_phy1 {
|
|
status = "ok";
|
|
};
|
|
|
|
&pcie0 {
|
|
status = "ok";
|
|
};
|
|
|
|
&pcie4 {
|
|
status = "ok";
|
|
};
|
|
|
|
&i2c0 {
|
|
status = "ok";
|
|
};
|
|
|
|
&i2c1 {
|
|
status = "ok";
|
|
};
|
|
|
|
&uart0 {
|
|
status = "ok";
|
|
};
|
|
|
|
&uart1 {
|
|
status = "ok";
|
|
};
|
|
|
|
&uart2 {
|
|
status = "ok";
|
|
};
|
|
|
|
&uart3 {
|
|
status = "ok";
|
|
};
|
|
|
|
&ssp0 {
|
|
status = "ok";
|
|
|
|
slic@0 {
|
|
compatible = "silabs,si3226x";
|
|
reg = <0>;
|
|
spi-max-frequency = <5000000>;
|
|
spi-cpha = <1>;
|
|
spi-cpol = <1>;
|
|
pl022,hierarchy = <0>;
|
|
pl022,interface = <0>;
|
|
pl022,slave-tx-disable = <0>;
|
|
pl022,com-mode = <0>;
|
|
pl022,rx-level-trig = <1>;
|
|
pl022,tx-level-trig = <1>;
|
|
pl022,ctrl-len = <11>;
|
|
pl022,wait-state = <0>;
|
|
pl022,duplex = <0>;
|
|
};
|
|
};
|
|
|
|
&ssp1 {
|
|
status = "ok";
|
|
|
|
at25@0 {
|
|
compatible = "atmel,at25";
|
|
reg = <0>;
|
|
spi-max-frequency = <5000000>;
|
|
at25,byte-len = <0x8000>;
|
|
at25,addr-mode = <2>;
|
|
at25,page-size = <64>;
|
|
spi-cpha = <1>;
|
|
spi-cpol = <1>;
|
|
pl022,hierarchy = <0>;
|
|
pl022,interface = <0>;
|
|
pl022,slave-tx-disable = <0>;
|
|
pl022,com-mode = <0>;
|
|
pl022,rx-level-trig = <1>;
|
|
pl022,tx-level-trig = <1>;
|
|
pl022,ctrl-len = <11>;
|
|
pl022,wait-state = <0>;
|
|
pl022,duplex = <0>;
|
|
};
|
|
};
|
|
|
|
&sata_phy0 {
|
|
status = "ok";
|
|
};
|
|
|
|
&sata_phy1 {
|
|
status = "ok";
|
|
};
|
|
|
|
&sata {
|
|
status = "ok";
|
|
};
|
|
|
|
&sdio0 {
|
|
status = "ok";
|
|
};
|
|
|
|
&nand {
|
|
nandcs@0 {
|
|
compatible = "brcm,nandcs";
|
|
reg = <0>;
|
|
nand-ecc-mode = "hw";
|
|
nand-ecc-strength = <8>;
|
|
nand-ecc-step-size = <512>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
};
|
|
};
|
|
|
|
&mdio_mux_iproc {
|
|
mdio@10 {
|
|
gphy0: eth-phy@10 {
|
|
reg = <0x10>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&pinctrl {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&nand_sel>;
|
|
nand_sel: nand_sel {
|
|
function = "nand";
|
|
groups = "nand_grp";
|
|
};
|
|
};
|