mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-02-22 08:44:09 +07:00
65ae8d2621
Hardcode the absence of the MIPS16e2 ASE for all the systems that do so for the MIPS16 ASE already, providing for code to be optimized away. Signed-off-by: Maciej W. Rozycki <macro@imgtec.com> Reviewed-by: James Hogan <james.hogan@imgtec.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/16097/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
26 lines
643 B
C
26 lines
643 B
C
#ifndef __ASM_MACH_TX49XX_CPU_FEATURE_OVERRIDES_H
|
|
#define __ASM_MACH_TX49XX_CPU_FEATURE_OVERRIDES_H
|
|
|
|
#define cpu_has_llsc 1
|
|
#define cpu_has_64bits 1
|
|
#define cpu_has_inclusive_pcaches 0
|
|
|
|
#define cpu_has_mips16 0
|
|
#define cpu_has_mips16e2 0
|
|
#define cpu_has_mdmx 0
|
|
#define cpu_has_mips3d 0
|
|
#define cpu_has_smartmips 0
|
|
#define cpu_has_vtag_icache 0
|
|
#define cpu_has_ic_fills_f_dc 0
|
|
#define cpu_has_dsp 0
|
|
#define cpu_has_dsp2 0
|
|
#define cpu_has_mipsmt 0
|
|
#define cpu_has_userlocal 0
|
|
|
|
#define cpu_has_mips32r1 0
|
|
#define cpu_has_mips32r2 0
|
|
#define cpu_has_mips64r1 0
|
|
#define cpu_has_mips64r2 0
|
|
|
|
#endif /* __ASM_MACH_TX49XX_CPU_FEATURE_OVERRIDES_H */
|