mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-13 03:16:49 +07:00
990f2f223c
The mmp clock drivers currently hardcode the physical addresses for the clock registers. This is generally a bad idea, and it also gets in the way of multiplatform builds, which make the platform header files inaccessible to device drivers. To work around the header file problem, this patch changes the calling convention so the three mmp clock drivers get initialized with the base addresses as arguments from the platform code. It would still be useful to have a larger rework of the clock drivers, with DT integration to let the clocks actually be probed automatically, and the base addresses passed as DT properties. I am unsure if anyone is still interested in the mmp platform, so it is possible that this won't happen. Signed-off-by: Arnd Bergmann <arnd@arndb.de> Cc: Mike Turquette <mturquette@linaro.org> Cc: Chao Xie <chao.xie@marvell.com> Cc: Eric Miao <eric.y.miao@gmail.com> Cc: Haojian Zhuang <haojian.zhuang@gmail.com>
18 lines
436 B
C
18 lines
436 B
C
#ifndef __CLK_MMP_H
|
|
#define __CLK_MMP_H
|
|
|
|
#include <linux/types.h>
|
|
|
|
extern void pxa168_clk_init(phys_addr_t mpmu_phys,
|
|
phys_addr_t apmu_phys,
|
|
phys_addr_t apbc_phys);
|
|
extern void pxa910_clk_init(phys_addr_t mpmu_phys,
|
|
phys_addr_t apmu_phys,
|
|
phys_addr_t apbc_phys,
|
|
phys_addr_t apbcp_phys);
|
|
extern void mmp2_clk_init(phys_addr_t mpmu_phys,
|
|
phys_addr_t apmu_phys,
|
|
phys_addr_t apbc_phys);
|
|
|
|
#endif
|