mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-25 20:50:54 +07:00
acddfc2c26
Add MT8183 clock support, include topckgen, apmixedsys, infracfg, mcucfg and subsystem clocks. Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com> Tested-by: Nicolas Boichat <drinkcat@chromium.org> Reviewed-by: Nicolas Boichat <drinkcat@chromium.org> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
55 lines
1.3 KiB
C
55 lines
1.3 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
//
|
|
// Copyright (c) 2018 MediaTek Inc.
|
|
// Author: Weiyi Lu <weiyi.lu@mediatek.com>
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include "clk-mtk.h"
|
|
#include "clk-gate.h"
|
|
|
|
#include <dt-bindings/clock/mt8183-clk.h>
|
|
|
|
static const struct mtk_gate_regs mfg_cg_regs = {
|
|
.set_ofs = 0x4,
|
|
.clr_ofs = 0x8,
|
|
.sta_ofs = 0x0,
|
|
};
|
|
|
|
#define GATE_MFG(_id, _name, _parent, _shift) \
|
|
GATE_MTK(_id, _name, _parent, &mfg_cg_regs, _shift, \
|
|
&mtk_clk_gate_ops_setclr)
|
|
|
|
static const struct mtk_gate mfg_clks[] = {
|
|
GATE_MFG(CLK_MFG_BG3D, "mfg_bg3d", "mfg_sel", 0)
|
|
};
|
|
|
|
static int clk_mt8183_mfg_probe(struct platform_device *pdev)
|
|
{
|
|
struct clk_onecell_data *clk_data;
|
|
struct device_node *node = pdev->dev.of_node;
|
|
|
|
clk_data = mtk_alloc_clk_data(CLK_MFG_NR_CLK);
|
|
|
|
mtk_clk_register_gates(node, mfg_clks, ARRAY_SIZE(mfg_clks),
|
|
clk_data);
|
|
|
|
return of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
|
|
}
|
|
|
|
static const struct of_device_id of_match_clk_mt8183_mfg[] = {
|
|
{ .compatible = "mediatek,mt8183-mfgcfg", },
|
|
{}
|
|
};
|
|
|
|
static struct platform_driver clk_mt8183_mfg_drv = {
|
|
.probe = clk_mt8183_mfg_probe,
|
|
.driver = {
|
|
.name = "clk-mt8183-mfg",
|
|
.of_match_table = of_match_clk_mt8183_mfg,
|
|
},
|
|
};
|
|
|
|
builtin_platform_driver(clk_mt8183_mfg_drv);
|