mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
d2912cb15b
Based on 2 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation # extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 4122 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Enrico Weigelt <info@metux.net> Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190604081206.933168790@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
145 lines
3.0 KiB
C
145 lines
3.0 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
*
|
|
* Copyright (C) 2010 John Crispin <john@phrozen.org>
|
|
* Copyright (C) 2013-2015 Lantiq Beteiligungs-GmbH & Co.KG
|
|
*/
|
|
|
|
#include <linux/export.h>
|
|
#include <linux/clk.h>
|
|
#include <asm/bootinfo.h>
|
|
#include <asm/time.h>
|
|
|
|
#include <lantiq_soc.h>
|
|
|
|
#include "../prom.h"
|
|
|
|
#define SOC_DANUBE "Danube"
|
|
#define SOC_TWINPASS "Twinpass"
|
|
#define SOC_AMAZON_SE "Amazon_SE"
|
|
#define SOC_AR9 "AR9"
|
|
#define SOC_GR9 "GRX200"
|
|
#define SOC_VR9 "xRX200"
|
|
#define SOC_VRX220 "xRX220"
|
|
#define SOC_AR10 "xRX300"
|
|
#define SOC_GRX390 "xRX330"
|
|
|
|
#define COMP_DANUBE "lantiq,danube"
|
|
#define COMP_TWINPASS "lantiq,twinpass"
|
|
#define COMP_AMAZON_SE "lantiq,ase"
|
|
#define COMP_AR9 "lantiq,ar9"
|
|
#define COMP_GR9 "lantiq,gr9"
|
|
#define COMP_VR9 "lantiq,vr9"
|
|
#define COMP_AR10 "lantiq,ar10"
|
|
#define COMP_GRX390 "lantiq,grx390"
|
|
|
|
#define PART_SHIFT 12
|
|
#define PART_MASK 0x0FFFFFFF
|
|
#define REV_SHIFT 28
|
|
#define REV_MASK 0xF0000000
|
|
|
|
void __init ltq_soc_detect(struct ltq_soc_info *i)
|
|
{
|
|
i->partnum = (ltq_r32(LTQ_MPS_CHIPID) & PART_MASK) >> PART_SHIFT;
|
|
i->rev = (ltq_r32(LTQ_MPS_CHIPID) & REV_MASK) >> REV_SHIFT;
|
|
sprintf(i->rev_type, "1.%d", i->rev);
|
|
switch (i->partnum) {
|
|
case SOC_ID_DANUBE1:
|
|
case SOC_ID_DANUBE2:
|
|
i->name = SOC_DANUBE;
|
|
i->type = SOC_TYPE_DANUBE;
|
|
i->compatible = COMP_DANUBE;
|
|
break;
|
|
|
|
case SOC_ID_TWINPASS:
|
|
i->name = SOC_TWINPASS;
|
|
i->type = SOC_TYPE_DANUBE;
|
|
i->compatible = COMP_TWINPASS;
|
|
break;
|
|
|
|
case SOC_ID_ARX188:
|
|
case SOC_ID_ARX168_1:
|
|
case SOC_ID_ARX168_2:
|
|
case SOC_ID_ARX182:
|
|
i->name = SOC_AR9;
|
|
i->type = SOC_TYPE_AR9;
|
|
i->compatible = COMP_AR9;
|
|
break;
|
|
|
|
case SOC_ID_GRX188:
|
|
case SOC_ID_GRX168:
|
|
i->name = SOC_GR9;
|
|
i->type = SOC_TYPE_AR9;
|
|
i->compatible = COMP_GR9;
|
|
break;
|
|
|
|
case SOC_ID_AMAZON_SE_1:
|
|
case SOC_ID_AMAZON_SE_2:
|
|
#ifdef CONFIG_PCI
|
|
panic("ase is only supported for non pci kernels");
|
|
#endif
|
|
i->name = SOC_AMAZON_SE;
|
|
i->type = SOC_TYPE_AMAZON_SE;
|
|
i->compatible = COMP_AMAZON_SE;
|
|
break;
|
|
|
|
case SOC_ID_VRX282:
|
|
case SOC_ID_VRX268:
|
|
case SOC_ID_VRX288:
|
|
i->name = SOC_VR9;
|
|
i->type = SOC_TYPE_VR9;
|
|
i->compatible = COMP_VR9;
|
|
break;
|
|
|
|
case SOC_ID_GRX268:
|
|
case SOC_ID_GRX288:
|
|
i->name = SOC_GR9;
|
|
i->type = SOC_TYPE_VR9;
|
|
i->compatible = COMP_GR9;
|
|
break;
|
|
|
|
case SOC_ID_VRX268_2:
|
|
case SOC_ID_VRX288_2:
|
|
i->name = SOC_VR9;
|
|
i->type = SOC_TYPE_VR9_2;
|
|
i->compatible = COMP_VR9;
|
|
break;
|
|
|
|
case SOC_ID_VRX220:
|
|
i->name = SOC_VRX220;
|
|
i->type = SOC_TYPE_VRX220;
|
|
i->compatible = COMP_VR9;
|
|
break;
|
|
|
|
case SOC_ID_GRX282_2:
|
|
case SOC_ID_GRX288_2:
|
|
i->name = SOC_GR9;
|
|
i->type = SOC_TYPE_VR9_2;
|
|
i->compatible = COMP_GR9;
|
|
break;
|
|
|
|
case SOC_ID_ARX362:
|
|
case SOC_ID_ARX368:
|
|
case SOC_ID_ARX382:
|
|
case SOC_ID_ARX388:
|
|
case SOC_ID_URX388:
|
|
i->name = SOC_AR10;
|
|
i->type = SOC_TYPE_AR10;
|
|
i->compatible = COMP_AR10;
|
|
break;
|
|
|
|
case SOC_ID_GRX383:
|
|
case SOC_ID_GRX369:
|
|
case SOC_ID_GRX387:
|
|
case SOC_ID_GRX389:
|
|
i->name = SOC_GRX390;
|
|
i->type = SOC_TYPE_GRX390;
|
|
i->compatible = COMP_GRX390;
|
|
break;
|
|
|
|
default:
|
|
unreachable();
|
|
break;
|
|
}
|
|
}
|