mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 12:24:54 +07:00
1d65b1c886
The QS21/22 IBM Cell blades had a southbridge chip called Axon. This
could have DDR DIMMs attached to it, though they were not directly
usable as RAM, instead they could be used as some sort of buffer, if
applications were written specifically to use the block device
provided by the driver.
Although the driver supposedly had direct access support, it was
apparently never tested (see commit 91117a2024 ("axonram: Fix bug in
direct_access")).
These machines have not been available for over 5 years, and were
never widely in use. It seems highly unlikely anyone is using this
driver.
In general we're happy to leave old drivers in the tree, but because
DAX is involved this driver is caught up in the ongoing work in that
area, but none of the DAX folks are able to test it.
So remove the driver, if any one *is* using it, we'll be happy to put
it back.
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
68 lines
2.3 KiB
Makefile
68 lines
2.3 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
subdir-ccflags-$(CONFIG_PPC_WERROR) := -Werror
|
|
|
|
ccflags-$(CONFIG_PPC64) := $(NO_MINIMAL_TOC)
|
|
|
|
mpic-msi-obj-$(CONFIG_PCI_MSI) += mpic_msi.o mpic_u3msi.o
|
|
obj-$(CONFIG_MPIC) += mpic.o $(mpic-msi-obj-y)
|
|
obj-$(CONFIG_MPIC_TIMER) += mpic_timer.o
|
|
obj-$(CONFIG_FSL_MPIC_TIMER_WAKEUP) += fsl_mpic_timer_wakeup.o
|
|
mpic-msgr-obj-$(CONFIG_MPIC_MSGR) += mpic_msgr.o
|
|
obj-$(CONFIG_MPIC) += mpic.o $(mpic-msi-obj-y) $(mpic-msgr-obj-y)
|
|
obj-$(CONFIG_PPC_EPAPR_HV_PIC) += ehv_pic.o
|
|
fsl-msi-obj-$(CONFIG_PCI_MSI) += fsl_msi.o
|
|
obj-$(CONFIG_PPC_MSI_BITMAP) += msi_bitmap.o
|
|
|
|
obj-$(CONFIG_PPC_MPC106) += grackle.o
|
|
obj-$(CONFIG_PPC_DCR_NATIVE) += dcr-low.o
|
|
obj-$(CONFIG_PPC_PMI) += pmi.o
|
|
obj-$(CONFIG_U3_DART) += dart_iommu.o
|
|
obj-$(CONFIG_MMIO_NVRAM) += mmio_nvram.o
|
|
obj-$(CONFIG_FSL_SOC) += fsl_soc.o fsl_mpic_err.o
|
|
obj-$(CONFIG_FSL_PCI) += fsl_pci.o $(fsl-msi-obj-y)
|
|
obj-$(CONFIG_FSL_PMC) += fsl_pmc.o
|
|
obj-$(CONFIG_FSL_CORENET_RCPM) += fsl_rcpm.o
|
|
obj-$(CONFIG_FSL_LBC) += fsl_lbc.o
|
|
obj-$(CONFIG_FSL_GTM) += fsl_gtm.o
|
|
obj-$(CONFIG_FSL_85XX_CACHE_SRAM) += fsl_85xx_l2ctlr.o fsl_85xx_cache_sram.o
|
|
obj-$(CONFIG_SIMPLE_GPIO) += simple_gpio.o
|
|
obj-$(CONFIG_FSL_RIO) += fsl_rio.o fsl_rmu.o
|
|
obj-$(CONFIG_TSI108_BRIDGE) += tsi108_pci.o tsi108_dev.o
|
|
mv64x60-$(CONFIG_PCI) += mv64x60_pci.o
|
|
obj-$(CONFIG_MV64X60) += $(mv64x60-y) mv64x60_pic.o mv64x60_dev.o \
|
|
mv64x60_udbg.o
|
|
obj-$(CONFIG_RTC_DRV_CMOS) += rtc_cmos_setup.o
|
|
|
|
obj-$(CONFIG_PPC_INDIRECT_PCI) += indirect_pci.o
|
|
obj-$(CONFIG_PPC_I8259) += i8259.o
|
|
obj-$(CONFIG_IPIC) += ipic.o
|
|
obj-$(CONFIG_XILINX_VIRTEX) += xilinx_intc.o
|
|
obj-$(CONFIG_XILINX_PCI) += xilinx_pci.o
|
|
obj-$(CONFIG_OF_RTC) += of_rtc.o
|
|
|
|
obj-$(CONFIG_CPM) += cpm_common.o
|
|
obj-$(CONFIG_CPM1) += cpm1.o
|
|
obj-$(CONFIG_CPM2) += cpm2.o cpm2_pic.o cpm_gpio.o
|
|
obj-$(CONFIG_8xx_GPIO) += cpm_gpio.o
|
|
obj-$(CONFIG_QUICC_ENGINE) += cpm_common.o
|
|
obj-$(CONFIG_PPC_DCR) += dcr.o
|
|
obj-$(CONFIG_UCODE_PATCH) += micropatch.o
|
|
|
|
obj-$(CONFIG_PPC_MPC512x) += mpc5xxx_clocks.o
|
|
obj-$(CONFIG_PPC_MPC52xx) += mpc5xxx_clocks.o
|
|
|
|
ifeq ($(CONFIG_SUSPEND),y)
|
|
obj-$(CONFIG_6xx) += 6xx-suspend.o
|
|
endif
|
|
|
|
obj-$(CONFIG_PPC_SCOM) += scom.o
|
|
|
|
obj-$(CONFIG_PPC_EARLY_DEBUG_MEMCONS) += udbg_memcons.o
|
|
|
|
subdir-ccflags-$(CONFIG_PPC_WERROR) := -Werror
|
|
|
|
obj-$(CONFIG_PPC_XICS) += xics/
|
|
obj-$(CONFIG_PPC_XIVE) += xive/
|
|
|
|
obj-$(CONFIG_GE_FPGA) += ge/
|