Sudeep Holla 5d425c1865 arm64: kernel: add support for cpu cache information ... This patch adds support for cacheinfo on ARM64. On ARMv8, the cache hierarchy can be identified through Cache Level ID (CLIDR) register while the cache geometry is provided by Cache Size ID (CCSIDR) register. Since the architecture doesn't provide any way of detecting the cpus sharing particular cache, device tree is used for the same purpose. Signed-off-by: Sudeep Holla <sudeep.holla@arm.com> Cc: Will Deacon <will.deacon@arm.com> Cc: Mark Rutland <mark.rutland@arm.com> Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>		2015-01-15 11:55:07 +00:00
..
boot	ARM64: SoC changes for 3.19	2014-12-09 17:17:47 -08:00
configs	arm64: defconfig: defconfig update for 3.19	2014-12-23 16:39:17 +00:00
crypto	Merge git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6	2014-12-13 13:33:26 -08:00
include	arm64: kernel: add support for cpu cache information	2015-01-15 11:55:07 +00:00
kernel	arm64: kernel: add support for cpu cache information	2015-01-15 11:55:07 +00:00
kvm	3.19 changes for KVM:	2014-12-18 16:05:28 -08:00
lib	arm64: __clear_user: handle exceptions on strb	2014-11-13 15:21:26 +00:00
mm	arm64: remove broken cachepolicy code	2015-01-13 22:50:47 +00:00
net	arm64: bpf: lift restriction on last instruction	2014-12-03 18:04:09 +00:00
xen
Kconfig	Merge branch 'irq-irqdomain-arm-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip	2014-12-15 17:30:09 -08:00
Kconfig.debug	arm64: add support to dump the kernel page tables	2014-11-26 17:19:18 +00:00
Makefile