mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-25 07:26:26 +07:00
6c9da387c8
The CRG(Clock and Reset Generator) block provides clock and reset signals for other modules in hi3519 soc. Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
14 lines
406 B
Makefile
14 lines
406 B
Makefile
#
|
|
# Hisilicon Clock specific Makefile
|
|
#
|
|
|
|
obj-y += clk.o clkgate-separated.o clkdivider-hi6220.o
|
|
|
|
obj-$(CONFIG_ARCH_HI3xxx) += clk-hi3620.o
|
|
obj-$(CONFIG_ARCH_HIP04) += clk-hip04.o
|
|
obj-$(CONFIG_ARCH_HIX5HD2) += clk-hix5hd2.o
|
|
obj-$(CONFIG_COMMON_CLK_HI3519) += clk-hi3519.o
|
|
obj-$(CONFIG_COMMON_CLK_HI6220) += clk-hi6220.o
|
|
obj-$(CONFIG_RESET_HISI) += reset.o
|
|
obj-$(CONFIG_STUB_CLK_HI6220) += clk-hi6220-stub.o
|