mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-25 13:30:57 +07:00
be086e7c53
This patch advances the qed* drivers into using the newer firmware - This solves several firmware bugs, mostly related [but not limited to] various init/deinit issues in various offloaded protocols. It also introduces a major 4-Cached SGE change in firmware, which can be seen in the storage drivers' changes. In addition, this firmware is required for supporting the new QL41xxx series of adapters; While this patch doesn't add the actual support, the firmware contains the necessary initialization & firmware logic to operate such adapters [actual support would be added later on]. Changes from Previous versions: ------------------------------- - V2 - fix kbuild-test robot warnings Signed-off-by: Tomer Tayar <Tomer.Tayar@cavium.com> Signed-off-by: Ram Amrani <Ram.Amrani@cavium.com> Signed-off-by: Manish Rangankar <Manish.Rangankar@cavium.com> Signed-off-by: Chad Dupuis <Chad.Dupuis@cavium.com> Signed-off-by: Yuval Mintz <Yuval.Mintz@cavium.com> Signed-off-by: David S. Miller <davem@davemloft.net>
45 lines
1.6 KiB
C
45 lines
1.6 KiB
C
/* QLogic FCoE Offload Driver
|
|
* Copyright (c) 2016 Cavium Inc.
|
|
*
|
|
* This software is available under the terms of the GNU General Public License
|
|
* (GPL) Version 2, available from the file COPYING in the main directory of
|
|
* this source tree.
|
|
*/
|
|
#include "drv_scsi_fw_funcs.h"
|
|
|
|
#define SCSI_NUM_SGES_IN_CACHE 0x4
|
|
|
|
bool scsi_is_slow_sgl(u16 num_sges, bool small_mid_sge)
|
|
{
|
|
return (num_sges > SCSI_NUM_SGES_SLOW_SGL_THR && small_mid_sge);
|
|
}
|
|
|
|
void init_scsi_sgl_context(struct scsi_sgl_params *ctx_sgl_params,
|
|
struct scsi_cached_sges *ctx_data_desc,
|
|
struct scsi_sgl_task_params *sgl_task_params)
|
|
{
|
|
/* no need to check for sgl_task_params->sgl validity */
|
|
u8 num_sges_to_init = sgl_task_params->num_sges >
|
|
SCSI_NUM_SGES_IN_CACHE ? SCSI_NUM_SGES_IN_CACHE :
|
|
sgl_task_params->num_sges;
|
|
u8 sge_index;
|
|
u32 val;
|
|
|
|
val = cpu_to_le32(sgl_task_params->sgl_phys_addr.lo);
|
|
ctx_sgl_params->sgl_addr.lo = val;
|
|
val = cpu_to_le32(sgl_task_params->sgl_phys_addr.hi);
|
|
ctx_sgl_params->sgl_addr.hi = val;
|
|
val = cpu_to_le32(sgl_task_params->total_buffer_size);
|
|
ctx_sgl_params->sgl_total_length = val;
|
|
ctx_sgl_params->sgl_num_sges = cpu_to_le16(sgl_task_params->num_sges);
|
|
|
|
for (sge_index = 0; sge_index < num_sges_to_init; sge_index++) {
|
|
val = cpu_to_le32(sgl_task_params->sgl[sge_index].sge_addr.lo);
|
|
ctx_data_desc->sge[sge_index].sge_addr.lo = val;
|
|
val = cpu_to_le32(sgl_task_params->sgl[sge_index].sge_addr.hi);
|
|
ctx_data_desc->sge[sge_index].sge_addr.hi = val;
|
|
val = cpu_to_le32(sgl_task_params->sgl[sge_index].sge_len);
|
|
ctx_data_desc->sge[sge_index].sge_len = val;
|
|
}
|
|
}
|