mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-25 03:59:55 +07:00
7ec32e4965
More features the Au1 core definitely doesn't have. Signed-off-by: Manuel Lauss <manuel.lauss@gmail.com> Cc: Linux-MIPS <linux-mips@linux-mips.org> Patchwork: https://patchwork.linux-mips.org/patch/7562/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
66 lines
1.7 KiB
C
66 lines
1.7 KiB
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
|
|
#ifndef __ASM_MACH_AU1X00_CPU_FEATURE_OVERRIDES_H
|
|
#define __ASM_MACH_AU1X00_CPU_FEATURE_OVERRIDES_H
|
|
|
|
#define cpu_has_tlb 1
|
|
#define cpu_has_tlbinv 0
|
|
#define cpu_has_segments 0
|
|
#define cpu_has_eva 0
|
|
#define cpu_has_htw 0
|
|
#define cpu_has_rixiex 0
|
|
#define cpu_has_maar 0
|
|
#define cpu_has_4kex 1
|
|
#define cpu_has_3k_cache 0
|
|
#define cpu_has_4k_cache 1
|
|
#define cpu_has_tx39_cache 0
|
|
#define cpu_has_fpu 0
|
|
#define cpu_has_32fpr 0
|
|
#define cpu_has_counter 1
|
|
#define cpu_has_watch 1
|
|
#define cpu_has_divec 1
|
|
#define cpu_has_vce 0
|
|
#define cpu_has_cache_cdex_p 0
|
|
#define cpu_has_cache_cdex_s 0
|
|
#define cpu_has_prefetch 1
|
|
#define cpu_has_mcheck 1
|
|
#define cpu_has_ejtag 1
|
|
#define cpu_has_llsc 1
|
|
#define cpu_has_mips16 0
|
|
#define cpu_has_mdmx 0
|
|
#define cpu_has_mips3d 0
|
|
#define cpu_has_smartmips 0
|
|
#define cpu_has_rixi 0
|
|
#define cpu_has_mmips 0
|
|
#define cpu_has_vtag_icache 0
|
|
#define cpu_has_dc_aliases 0
|
|
#define cpu_has_ic_fills_f_dc 1
|
|
#define cpu_has_pindexed_dcache 0
|
|
#define cpu_has_mips32r1 1
|
|
#define cpu_has_mips32r2 0
|
|
#define cpu_has_mips64r1 0
|
|
#define cpu_has_mips64r2 0
|
|
#define cpu_has_dsp 0
|
|
#define cpu_has_dsp2 0
|
|
#define cpu_has_mipsmt 0
|
|
#define cpu_has_userlocal 0
|
|
#define cpu_has_nofpuex 0
|
|
#define cpu_has_64bits 0
|
|
#define cpu_has_64bit_zero_reg 0
|
|
#define cpu_has_vint 0
|
|
#define cpu_has_veic 0
|
|
#define cpu_has_inclusive_pcaches 0
|
|
|
|
#define cpu_dcache_line_size() 32
|
|
#define cpu_icache_line_size() 32
|
|
|
|
#define cpu_has_perf_cntr_intr_bit 0
|
|
#define cpu_has_vz 0
|
|
#define cpu_has_msa 0
|
|
|
|
#endif /* __ASM_MACH_AU1X00_CPU_FEATURE_OVERRIDES_H */
|