Catalin Marinas 85d6943af5 Fix the VFP handling on the Feroceon CPU ... This CPU generates synchronous VFP exceptions in a non-standard way - the FPEXC.EX bit set but without the FPSCR.IXE bit being set like in the VFP subarchitecture 1 or just the FPEXC.DEX bit like in VFP subarchitecture 2. The main problem is that the faulty instruction (which needs to be emulated in software) will be restarted several times (normally until a context switch disables the VFP). This patch ensures that the VFP exception is treated as synchronous. Signed-off-by: Catalin Marinas <catalin.marinas@arm.com> Cc: Nicolas Pitre <nico@cam.org>		2009-05-30 14:00:18 +01:00
..
entry.S	[ARM] 5440/1: Fix VFP state corruption due to preemption during VFP exceptions	2009-04-01 22:17:50 +01:00
Makefile	kbuild: enable 'make AFLAGS=...' to add additional options to AS	2007-10-15 21:59:31 +02:00
vfp.h	[ARM] 5387/1: Add ptrace VFP support on ARM	2009-02-12 10:59:43 +00:00
vfpdouble.c	[ARM] vfp: fix fuitod/fsitod instructions	2008-01-10 17:07:08 +00:00
vfphw.S	Fix the VFP handling on the Feroceon CPU	2009-05-30 14:00:18 +01:00
vfpinstr.h	[ARM] 4583/1: ARMv7: Add VFPv3 support	2008-01-26 14:41:28 +00:00
vfpmodule.c	Fix the VFP handling on the Feroceon CPU	2009-05-30 14:00:18 +01:00
vfpsingle.c	[ARM] Remove unnecessary asm/ptrace.h from VFP support code	2007-04-22 10:56:40 +01:00