mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 16:27:01 +07:00
5753897591
S3C2412/S3C2416/S3C2443 use a special register to signal the reset to the processor and used therefore the s3c24xx_reset_hook mechanism in the s3c24xx-specific arch reset. This patch introduces restart functions for these architectures, moves the board files to them and removes the s3c24xx_reset_hook infrastructure, as all users are gone. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
55 lines
1.6 KiB
C
55 lines
1.6 KiB
C
/* linux/arch/arm/plat-samsung/include/plat/s3c2443.h
|
|
*
|
|
* Copyright (c) 2004-2005 Simtec Electronics
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
*
|
|
* Header file for s3c2443 cpu support
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifdef CONFIG_CPU_S3C2443
|
|
|
|
struct s3c2410_uartcfg;
|
|
|
|
extern int s3c2443_init(void);
|
|
|
|
extern void s3c2443_map_io(void);
|
|
|
|
extern void s3c2443_init_uarts(struct s3c2410_uartcfg *cfg, int no);
|
|
|
|
extern void s3c2443_init_clocks(int xtal);
|
|
|
|
extern int s3c2443_baseclk_add(void);
|
|
|
|
extern void s3c2443_restart(char mode, const char *cmd);
|
|
#else
|
|
#define s3c2443_init_clocks NULL
|
|
#define s3c2443_init_uarts NULL
|
|
#define s3c2443_map_io NULL
|
|
#define s3c2443_init NULL
|
|
#define s3c2443_restart NULL
|
|
#endif
|
|
|
|
/* common code used by s3c2443 and others.
|
|
* note, not to be used outside of arch/arm/mach-s3c* */
|
|
|
|
struct clk; /* some files don't need clk.h otherwise */
|
|
|
|
typedef unsigned int (*pll_fn)(unsigned int reg, unsigned int base);
|
|
|
|
extern void s3c2443_common_setup_clocks(pll_fn get_mpll);
|
|
extern void s3c2443_common_init_clocks(int xtal, pll_fn get_mpll,
|
|
unsigned int *divs, int nr_divs,
|
|
int divmask);
|
|
|
|
extern int s3c2443_clkcon_enable_h(struct clk *clk, int enable);
|
|
extern int s3c2443_clkcon_enable_p(struct clk *clk, int enable);
|
|
extern int s3c2443_clkcon_enable_s(struct clk *clk, int enable);
|
|
|
|
extern struct clksrc_clk clk_epllref;
|
|
extern struct clksrc_clk clk_esysclk;
|
|
extern struct clksrc_clk clk_msysclk;
|