mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-15 13:36:43 +07:00
d9322d226f
* pci/dpc: PCI: Add Downstream Port Containment driver PCI: Add Downstream Port Containment portdrv service type PCI: Widen portdrv service type from 4 bits to 8 bits * pci/resource: alpha/PCI: Call iomem_is_exclusive() for IORESOURCE_MEM, but not IORESOURCE_IO PCI: Supply CPU physical address (not bus address) to iomem_is_exclusive() * pci/thunderbolt: thunderbolt: Fix double free of drom buffer
62 lines
1.8 KiB
C
62 lines
1.8 KiB
C
/*
|
|
* PCIe Port Native Services Support, ACPI-Related Part
|
|
*
|
|
* Copyright (C) 2010 Rafael J. Wysocki <rjw@sisk.pl>, Novell Inc.
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License V2. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
|
|
#include <linux/pci.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/acpi.h>
|
|
#include <linux/pci-acpi.h>
|
|
#include <linux/pcieport_if.h>
|
|
|
|
#include "aer/aerdrv.h"
|
|
#include "../pci.h"
|
|
#include "portdrv.h"
|
|
|
|
/**
|
|
* pcie_port_acpi_setup - Request the BIOS to release control of PCIe services.
|
|
* @port: PCIe Port service for a root port or event collector.
|
|
* @srv_mask: Bit mask of services that can be enabled for @port.
|
|
*
|
|
* Invoked when @port is identified as a PCIe port device. To avoid conflicts
|
|
* with the BIOS PCIe port native services support requires the BIOS to yield
|
|
* control of these services to the kernel. The mask of services that the BIOS
|
|
* allows to be enabled for @port is written to @srv_mask.
|
|
*
|
|
* NOTE: It turns out that we cannot do that for individual port services
|
|
* separately, because that would make some systems work incorrectly.
|
|
*/
|
|
void pcie_port_acpi_setup(struct pci_dev *port, int *srv_mask)
|
|
{
|
|
struct acpi_pci_root *root;
|
|
acpi_handle handle;
|
|
u32 flags;
|
|
|
|
if (acpi_pci_disabled)
|
|
return;
|
|
|
|
handle = acpi_find_root_bridge_handle(port);
|
|
if (!handle)
|
|
return;
|
|
|
|
root = acpi_pci_find_root(handle);
|
|
if (!root)
|
|
return;
|
|
|
|
flags = root->osc_control_set;
|
|
|
|
*srv_mask = PCIE_PORT_SERVICE_VC | PCIE_PORT_SERVICE_DPC;
|
|
if (flags & OSC_PCI_EXPRESS_NATIVE_HP_CONTROL)
|
|
*srv_mask |= PCIE_PORT_SERVICE_HP;
|
|
if (flags & OSC_PCI_EXPRESS_PME_CONTROL)
|
|
*srv_mask |= PCIE_PORT_SERVICE_PME;
|
|
if (flags & OSC_PCI_EXPRESS_AER_CONTROL)
|
|
*srv_mask |= PCIE_PORT_SERVICE_AER;
|
|
}
|