mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-16 11:06:56 +07:00
a77060f07f
Add device ID 0x1604 for Broadwell to commit cb171f7abb
("PNP:
Work around BIOS defects in Intel MCH area reporting").
>From a Lenovo ThinkPad T550:
system 00:01: [io 0x1800-0x189f] could not be reserved
system 00:01: [io 0x0800-0x087f] has been reserved
system 00:01: [io 0x0880-0x08ff] has been reserved
system 00:01: [io 0x0900-0x097f] has been reserved
system 00:01: [io 0x0980-0x09ff] has been reserved
system 00:01: [io 0x0a00-0x0a7f] has been reserved
system 00:01: [io 0x0a80-0x0aff] has been reserved
system 00:01: [io 0x0b00-0x0b7f] has been reserved
system 00:01: [io 0x0b80-0x0bff] has been reserved
system 00:01: [io 0x15e0-0x15ef] has been reserved
system 00:01: [io 0x1600-0x167f] has been reserved
system 00:01: [io 0x1640-0x165f] has been reserved
system 00:01: [mem 0xf8000000-0xfbffffff] could not be reserved
system 00:01: [mem 0xfed1c000-0xfed1ffff] has been reserved
system 00:01: [mem 0xfed10000-0xfed13fff] has been reserved
system 00:01: [mem 0xfed18000-0xfed18fff] has been reserved
system 00:01: [mem 0xfed19000-0xfed19fff] has been reserved
system 00:01: [mem 0xfed45000-0xfed4bfff] has been reserved
system 00:01: Plug and Play ACPI device, IDs PNP0c02 (active)
[...]
resource sanity check: requesting [mem 0xfed10000-0xfed15fff], which spans more than pnp 00:01 [mem 0xfed10000-0xfed13fff]
------------[ cut here ]------------
WARNING: CPU: 2 PID: 1 at /build/linux-CrHvZ_/linux-4.2.6/arch/x86/mm/ioremap.c:198 __ioremap_caller+0x2ee/0x360()
Info: mapping multiple BARs. Your kernel is fine.
Modules linked in:
CPU: 2 PID: 1 Comm: swapper/0 Not tainted 4.2.0-1-amd64 #1 Debian 4.2.6-1
Hardware name: LENOVO 20CKCTO1WW/20CKCTO1WW, BIOS N11ET34W (1.10 ) 08/20/2015
0000000000000000 ffffffff817e6868 ffffffff8154e2f6 ffff8802241efbf8
ffffffff8106e5b1 ffffc90000e98000 0000000000006000 ffffc90000e98000
0000000000006000 0000000000000000 ffffffff8106e62a ffffffff817e68c8
Call Trace:
[<ffffffff8154e2f6>] ? dump_stack+0x40/0x50
[<ffffffff8106e5b1>] ? warn_slowpath_common+0x81/0xb0
[<ffffffff8106e62a>] ? warn_slowpath_fmt+0x4a/0x50
[<ffffffff810742a3>] ? iomem_map_sanity_check+0xb3/0xc0
[<ffffffff8105dade>] ? __ioremap_caller+0x2ee/0x360
[<ffffffff81036ae6>] ? snb_uncore_imc_init_box+0x66/0x90
[<ffffffff810351a8>] ? uncore_pci_probe+0xc8/0x1a0
[<ffffffff81302d7f>] ? local_pci_probe+0x3f/0xa0
[<ffffffff81303ea4>] ? pci_device_probe+0xc4/0x110
[<ffffffff813d9b1e>] ? driver_probe_device+0x1ee/0x450
[<ffffffff813d9dfb>] ? __driver_attach+0x7b/0x80
[<ffffffff813d9d80>] ? driver_probe_device+0x450/0x450
[<ffffffff813d796a>] ? bus_for_each_dev+0x5a/0x90
[<ffffffff813d9091>] ? bus_add_driver+0x1f1/0x290
[<ffffffff81b37fa8>] ? uncore_cpu_setup+0xc/0xc
[<ffffffff813da73f>] ? driver_register+0x5f/0xe0
[<ffffffff81b38074>] ? intel_uncore_init+0xcc/0x2b0
[<ffffffff81b37fa8>] ? uncore_cpu_setup+0xc/0xc
[<ffffffff8100213e>] ? do_one_initcall+0xce/0x200
[<ffffffff8108a100>] ? parse_args+0x140/0x4e0
[<ffffffff81b2b0cb>] ? kernel_init_freeable+0x162/0x1e8
[<ffffffff815443f0>] ? rest_init+0x80/0x80
[<ffffffff815443fe>] ? kernel_init+0xe/0xf0
[<ffffffff81553e5f>] ? ret_from_fork+0x3f/0x70
[<ffffffff815443f0>] ? rest_init+0x80/0x80
---[ end trace 472e7959536abf12 ]---
00:00.0 Host bridge: Intel Corporation Broadwell-U Host Bridge -OPI (rev 09)
Subsystem: Lenovo Device 2223
Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-
Status: Cap+ 66MHz- UDF- FastB2B+ ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort+ >SERR- <PERR- INTx-
Latency: 0
Capabilities: [e0] Vendor Specific Information: Len=0c <?>
Kernel driver in use: bdw_uncore
00: 86 80 04 16 06 00 90 20 09 00 00 06 00 00 00 00
10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 aa 17 23 22
30: 00 00 00 00 e0 00 00 00 00 00 00 00 00 00 00 00
Signed-off-by: Christophe Le Roy <christophe.fish@gmail.com>
Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
465 lines
12 KiB
C
465 lines
12 KiB
C
/*
|
|
* This file contains quirk handling code for PnP devices
|
|
* Some devices do not report all their resources, and need to have extra
|
|
* resources added. This is most easily accomplished at initialisation time
|
|
* when building up the resource structure for the first time.
|
|
*
|
|
* Copyright (c) 2000 Peter Denison <peterd@pnd-pc.demon.co.uk>
|
|
* Copyright (C) 2008 Hewlett-Packard Development Company, L.P.
|
|
* Bjorn Helgaas <bjorn.helgaas@hp.com>
|
|
*
|
|
* Heavily based on PCI quirks handling which is
|
|
*
|
|
* Copyright (c) 1999 Martin Mares <mj@ucw.cz>
|
|
*/
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/string.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/pnp.h>
|
|
#include <linux/io.h>
|
|
#include <linux/kallsyms.h>
|
|
#include "base.h"
|
|
|
|
static void quirk_awe32_add_ports(struct pnp_dev *dev,
|
|
struct pnp_option *option,
|
|
unsigned int offset)
|
|
{
|
|
struct pnp_option *new_option;
|
|
|
|
new_option = kmalloc(sizeof(struct pnp_option), GFP_KERNEL);
|
|
if (!new_option) {
|
|
dev_err(&dev->dev, "couldn't add ioport region to option set "
|
|
"%d\n", pnp_option_set(option));
|
|
return;
|
|
}
|
|
|
|
*new_option = *option;
|
|
new_option->u.port.min += offset;
|
|
new_option->u.port.max += offset;
|
|
list_add(&new_option->list, &option->list);
|
|
|
|
dev_info(&dev->dev, "added ioport region %#llx-%#llx to set %d\n",
|
|
(unsigned long long) new_option->u.port.min,
|
|
(unsigned long long) new_option->u.port.max,
|
|
pnp_option_set(option));
|
|
}
|
|
|
|
static void quirk_awe32_resources(struct pnp_dev *dev)
|
|
{
|
|
struct pnp_option *option;
|
|
unsigned int set = ~0;
|
|
|
|
/*
|
|
* Add two extra ioport regions (at offset 0x400 and 0x800 from the
|
|
* one given) to every dependent option set.
|
|
*/
|
|
list_for_each_entry(option, &dev->options, list) {
|
|
if (pnp_option_is_dependent(option) &&
|
|
pnp_option_set(option) != set) {
|
|
set = pnp_option_set(option);
|
|
quirk_awe32_add_ports(dev, option, 0x800);
|
|
quirk_awe32_add_ports(dev, option, 0x400);
|
|
}
|
|
}
|
|
}
|
|
|
|
static void quirk_cmi8330_resources(struct pnp_dev *dev)
|
|
{
|
|
struct pnp_option *option;
|
|
struct pnp_irq *irq;
|
|
struct pnp_dma *dma;
|
|
|
|
list_for_each_entry(option, &dev->options, list) {
|
|
if (!pnp_option_is_dependent(option))
|
|
continue;
|
|
|
|
if (option->type == IORESOURCE_IRQ) {
|
|
irq = &option->u.irq;
|
|
bitmap_zero(irq->map.bits, PNP_IRQ_NR);
|
|
__set_bit(5, irq->map.bits);
|
|
__set_bit(7, irq->map.bits);
|
|
__set_bit(10, irq->map.bits);
|
|
dev_info(&dev->dev, "set possible IRQs in "
|
|
"option set %d to 5, 7, 10\n",
|
|
pnp_option_set(option));
|
|
} else if (option->type == IORESOURCE_DMA) {
|
|
dma = &option->u.dma;
|
|
if ((dma->flags & IORESOURCE_DMA_TYPE_MASK) ==
|
|
IORESOURCE_DMA_8BIT &&
|
|
dma->map != 0x0A) {
|
|
dev_info(&dev->dev, "changing possible "
|
|
"DMA channel mask in option set %d "
|
|
"from %#02x to 0x0A (1, 3)\n",
|
|
pnp_option_set(option), dma->map);
|
|
dma->map = 0x0A;
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
static void quirk_sb16audio_resources(struct pnp_dev *dev)
|
|
{
|
|
struct pnp_option *option;
|
|
unsigned int prev_option_flags = ~0, n = 0;
|
|
struct pnp_port *port;
|
|
|
|
/*
|
|
* The default range on the OPL port for these devices is 0x388-0x388.
|
|
* Here we increase that range so that two such cards can be
|
|
* auto-configured.
|
|
*/
|
|
list_for_each_entry(option, &dev->options, list) {
|
|
if (prev_option_flags != option->flags) {
|
|
prev_option_flags = option->flags;
|
|
n = 0;
|
|
}
|
|
|
|
if (pnp_option_is_dependent(option) &&
|
|
option->type == IORESOURCE_IO) {
|
|
n++;
|
|
port = &option->u.port;
|
|
if (n == 3 && port->min == port->max) {
|
|
port->max += 0x70;
|
|
dev_info(&dev->dev, "increased option port "
|
|
"range from %#llx-%#llx to "
|
|
"%#llx-%#llx\n",
|
|
(unsigned long long) port->min,
|
|
(unsigned long long) port->min,
|
|
(unsigned long long) port->min,
|
|
(unsigned long long) port->max);
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
static struct pnp_option *pnp_clone_dependent_set(struct pnp_dev *dev,
|
|
unsigned int set)
|
|
{
|
|
struct pnp_option *tail = NULL, *first_new_option = NULL;
|
|
struct pnp_option *option, *new_option;
|
|
unsigned int flags;
|
|
|
|
list_for_each_entry(option, &dev->options, list) {
|
|
if (pnp_option_is_dependent(option))
|
|
tail = option;
|
|
}
|
|
if (!tail) {
|
|
dev_err(&dev->dev, "no dependent option sets\n");
|
|
return NULL;
|
|
}
|
|
|
|
flags = pnp_new_dependent_set(dev, PNP_RES_PRIORITY_FUNCTIONAL);
|
|
list_for_each_entry(option, &dev->options, list) {
|
|
if (pnp_option_is_dependent(option) &&
|
|
pnp_option_set(option) == set) {
|
|
new_option = kmalloc(sizeof(struct pnp_option),
|
|
GFP_KERNEL);
|
|
if (!new_option) {
|
|
dev_err(&dev->dev, "couldn't clone dependent "
|
|
"set %d\n", set);
|
|
return NULL;
|
|
}
|
|
|
|
*new_option = *option;
|
|
new_option->flags = flags;
|
|
if (!first_new_option)
|
|
first_new_option = new_option;
|
|
|
|
list_add(&new_option->list, &tail->list);
|
|
tail = new_option;
|
|
}
|
|
}
|
|
|
|
return first_new_option;
|
|
}
|
|
|
|
|
|
static void quirk_add_irq_optional_dependent_sets(struct pnp_dev *dev)
|
|
{
|
|
struct pnp_option *new_option;
|
|
unsigned int num_sets, i, set;
|
|
struct pnp_irq *irq;
|
|
|
|
num_sets = dev->num_dependent_sets;
|
|
for (i = 0; i < num_sets; i++) {
|
|
new_option = pnp_clone_dependent_set(dev, i);
|
|
if (!new_option)
|
|
return;
|
|
|
|
set = pnp_option_set(new_option);
|
|
while (new_option && pnp_option_set(new_option) == set) {
|
|
if (new_option->type == IORESOURCE_IRQ) {
|
|
irq = &new_option->u.irq;
|
|
irq->flags |= IORESOURCE_IRQ_OPTIONAL;
|
|
}
|
|
dbg_pnp_show_option(dev, new_option);
|
|
new_option = list_entry(new_option->list.next,
|
|
struct pnp_option, list);
|
|
}
|
|
|
|
dev_info(&dev->dev, "added dependent option set %d (same as "
|
|
"set %d except IRQ optional)\n", set, i);
|
|
}
|
|
}
|
|
|
|
static void quirk_ad1815_mpu_resources(struct pnp_dev *dev)
|
|
{
|
|
struct pnp_option *option;
|
|
struct pnp_irq *irq = NULL;
|
|
unsigned int independent_irqs = 0;
|
|
|
|
list_for_each_entry(option, &dev->options, list) {
|
|
if (option->type == IORESOURCE_IRQ &&
|
|
!pnp_option_is_dependent(option)) {
|
|
independent_irqs++;
|
|
irq = &option->u.irq;
|
|
}
|
|
}
|
|
|
|
if (independent_irqs != 1)
|
|
return;
|
|
|
|
irq->flags |= IORESOURCE_IRQ_OPTIONAL;
|
|
dev_info(&dev->dev, "made independent IRQ optional\n");
|
|
}
|
|
|
|
#include <linux/pci.h>
|
|
|
|
static void quirk_system_pci_resources(struct pnp_dev *dev)
|
|
{
|
|
struct pci_dev *pdev = NULL;
|
|
struct resource *res;
|
|
resource_size_t pnp_start, pnp_end, pci_start, pci_end;
|
|
int i, j;
|
|
|
|
/*
|
|
* Some BIOSes have PNP motherboard devices with resources that
|
|
* partially overlap PCI BARs. The PNP system driver claims these
|
|
* motherboard resources, which prevents the normal PCI driver from
|
|
* requesting them later.
|
|
*
|
|
* This patch disables the PNP resources that conflict with PCI BARs
|
|
* so they won't be claimed by the PNP system driver.
|
|
*/
|
|
for_each_pci_dev(pdev) {
|
|
for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) {
|
|
unsigned long flags, type;
|
|
|
|
flags = pci_resource_flags(pdev, i);
|
|
type = flags & (IORESOURCE_IO | IORESOURCE_MEM);
|
|
if (!type || pci_resource_len(pdev, i) == 0)
|
|
continue;
|
|
|
|
if (flags & IORESOURCE_UNSET)
|
|
continue;
|
|
|
|
pci_start = pci_resource_start(pdev, i);
|
|
pci_end = pci_resource_end(pdev, i);
|
|
for (j = 0;
|
|
(res = pnp_get_resource(dev, type, j)); j++) {
|
|
if (res->start == 0 && res->end == 0)
|
|
continue;
|
|
|
|
pnp_start = res->start;
|
|
pnp_end = res->end;
|
|
|
|
/*
|
|
* If the PNP region doesn't overlap the PCI
|
|
* region at all, there's no problem.
|
|
*/
|
|
if (pnp_end < pci_start || pnp_start > pci_end)
|
|
continue;
|
|
|
|
/*
|
|
* If the PNP region completely encloses (or is
|
|
* at least as large as) the PCI region, that's
|
|
* also OK. For example, this happens when the
|
|
* PNP device describes a bridge with PCI
|
|
* behind it.
|
|
*/
|
|
if (pnp_start <= pci_start &&
|
|
pnp_end >= pci_end)
|
|
continue;
|
|
|
|
/*
|
|
* Otherwise, the PNP region overlaps *part* of
|
|
* the PCI region, and that might prevent a PCI
|
|
* driver from requesting its resources.
|
|
*/
|
|
dev_warn(&dev->dev,
|
|
"disabling %pR because it overlaps "
|
|
"%s BAR %d %pR\n", res,
|
|
pci_name(pdev), i, &pdev->resource[i]);
|
|
res->flags |= IORESOURCE_DISABLED;
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
#ifdef CONFIG_AMD_NB
|
|
|
|
#include <asm/amd_nb.h>
|
|
|
|
static void quirk_amd_mmconfig_area(struct pnp_dev *dev)
|
|
{
|
|
resource_size_t start, end;
|
|
struct pnp_resource *pnp_res;
|
|
struct resource *res;
|
|
struct resource mmconfig_res, *mmconfig;
|
|
|
|
mmconfig = amd_get_mmconfig_range(&mmconfig_res);
|
|
if (!mmconfig)
|
|
return;
|
|
|
|
list_for_each_entry(pnp_res, &dev->resources, list) {
|
|
res = &pnp_res->res;
|
|
if (res->end < mmconfig->start || res->start > mmconfig->end ||
|
|
(res->start == mmconfig->start && res->end == mmconfig->end))
|
|
continue;
|
|
|
|
dev_info(&dev->dev, FW_BUG
|
|
"%pR covers only part of AMD MMCONFIG area %pR; adding more reservations\n",
|
|
res, mmconfig);
|
|
if (mmconfig->start < res->start) {
|
|
start = mmconfig->start;
|
|
end = res->start - 1;
|
|
pnp_add_mem_resource(dev, start, end, 0);
|
|
}
|
|
if (mmconfig->end > res->end) {
|
|
start = res->end + 1;
|
|
end = mmconfig->end;
|
|
pnp_add_mem_resource(dev, start, end, 0);
|
|
}
|
|
break;
|
|
}
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_PCI
|
|
/* Device IDs of parts that have 32KB MCH space */
|
|
static const unsigned int mch_quirk_devices[] = {
|
|
0x0154, /* Ivy Bridge */
|
|
0x0c00, /* Haswell */
|
|
0x1604, /* Broadwell */
|
|
};
|
|
|
|
static struct pci_dev *get_intel_host(void)
|
|
{
|
|
int i;
|
|
struct pci_dev *host;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(mch_quirk_devices); i++) {
|
|
host = pci_get_device(PCI_VENDOR_ID_INTEL, mch_quirk_devices[i],
|
|
NULL);
|
|
if (host)
|
|
return host;
|
|
}
|
|
return NULL;
|
|
}
|
|
|
|
static void quirk_intel_mch(struct pnp_dev *dev)
|
|
{
|
|
struct pci_dev *host;
|
|
u32 addr_lo, addr_hi;
|
|
struct pci_bus_region region;
|
|
struct resource mch;
|
|
struct pnp_resource *pnp_res;
|
|
struct resource *res;
|
|
|
|
host = get_intel_host();
|
|
if (!host)
|
|
return;
|
|
|
|
/*
|
|
* MCHBAR is not an architected PCI BAR, so MCH space is usually
|
|
* reported as a PNP0C02 resource. The MCH space was originally
|
|
* 16KB, but is 32KB in newer parts. Some BIOSes still report a
|
|
* PNP0C02 resource that is only 16KB, which means the rest of the
|
|
* MCH space is consumed but unreported.
|
|
*/
|
|
|
|
/*
|
|
* Read MCHBAR for Host Member Mapped Register Range Base
|
|
* https://www-ssl.intel.com/content/www/us/en/processors/core/4th-gen-core-family-desktop-vol-2-datasheet
|
|
* Sec 3.1.12.
|
|
*/
|
|
pci_read_config_dword(host, 0x48, &addr_lo);
|
|
region.start = addr_lo & ~0x7fff;
|
|
pci_read_config_dword(host, 0x4c, &addr_hi);
|
|
region.start |= (u64) addr_hi << 32;
|
|
region.end = region.start + 32*1024 - 1;
|
|
|
|
memset(&mch, 0, sizeof(mch));
|
|
mch.flags = IORESOURCE_MEM;
|
|
pcibios_bus_to_resource(host->bus, &mch, ®ion);
|
|
|
|
list_for_each_entry(pnp_res, &dev->resources, list) {
|
|
res = &pnp_res->res;
|
|
if (res->end < mch.start || res->start > mch.end)
|
|
continue; /* no overlap */
|
|
if (res->start == mch.start && res->end == mch.end)
|
|
continue; /* exact match */
|
|
|
|
dev_info(&dev->dev, FW_BUG "PNP resource %pR covers only part of %s Intel MCH; extending to %pR\n",
|
|
res, pci_name(host), &mch);
|
|
res->start = mch.start;
|
|
res->end = mch.end;
|
|
break;
|
|
}
|
|
|
|
pci_dev_put(host);
|
|
}
|
|
#endif
|
|
|
|
/*
|
|
* PnP Quirks
|
|
* Cards or devices that need some tweaking due to incomplete resource info
|
|
*/
|
|
|
|
static struct pnp_fixup pnp_fixups[] = {
|
|
/* Soundblaster awe io port quirk */
|
|
{"CTL0021", quirk_awe32_resources},
|
|
{"CTL0022", quirk_awe32_resources},
|
|
{"CTL0023", quirk_awe32_resources},
|
|
/* CMI 8330 interrupt and dma fix */
|
|
{"@X@0001", quirk_cmi8330_resources},
|
|
/* Soundblaster audio device io port range quirk */
|
|
{"CTL0001", quirk_sb16audio_resources},
|
|
{"CTL0031", quirk_sb16audio_resources},
|
|
{"CTL0041", quirk_sb16audio_resources},
|
|
{"CTL0042", quirk_sb16audio_resources},
|
|
{"CTL0043", quirk_sb16audio_resources},
|
|
{"CTL0044", quirk_sb16audio_resources},
|
|
{"CTL0045", quirk_sb16audio_resources},
|
|
/* Add IRQ-optional MPU options */
|
|
{"ADS7151", quirk_ad1815_mpu_resources},
|
|
{"ADS7181", quirk_add_irq_optional_dependent_sets},
|
|
{"AZT0002", quirk_add_irq_optional_dependent_sets},
|
|
/* PnP resources that might overlap PCI BARs */
|
|
{"PNP0c01", quirk_system_pci_resources},
|
|
{"PNP0c02", quirk_system_pci_resources},
|
|
#ifdef CONFIG_AMD_NB
|
|
{"PNP0c01", quirk_amd_mmconfig_area},
|
|
#endif
|
|
#ifdef CONFIG_PCI
|
|
{"PNP0c02", quirk_intel_mch},
|
|
#endif
|
|
{""}
|
|
};
|
|
|
|
void pnp_fixup_device(struct pnp_dev *dev)
|
|
{
|
|
struct pnp_fixup *f;
|
|
|
|
for (f = pnp_fixups; *f->id; f++) {
|
|
if (!compare_pnp_id(dev->id, f->id))
|
|
continue;
|
|
pnp_dbg(&dev->dev, "%s: calling %pF\n", f->id,
|
|
f->quirk_function);
|
|
f->quirk_function(dev);
|
|
}
|
|
}
|