mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 22:47:45 +07:00
3570a2af47
Initial support for R-Car E3 (r8a77990), including core and module clocks. Based on the Table 8.2g of "R-Car Series, 3rd Generation User's Manual: Hardware ((Rev. 0.80, Oct 31, 2017) with Manual Errata on Feb. 28, 2018". Inspried by patches by Takeshi Kihara in the BSP. Signed-off-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
35 lines
1.4 KiB
Makefile
35 lines
1.4 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
# SoC
|
|
obj-$(CONFIG_CLK_EMEV2) += clk-emev2.o
|
|
obj-$(CONFIG_CLK_RZA1) += clk-rz.o
|
|
obj-$(CONFIG_CLK_R8A73A4) += clk-r8a73a4.o
|
|
obj-$(CONFIG_CLK_R8A7740) += clk-r8a7740.o
|
|
obj-$(CONFIG_CLK_R8A7743) += r8a7743-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7745) += r8a7745-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77470) += r8a77470-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7778) += clk-r8a7778.o
|
|
obj-$(CONFIG_CLK_R8A7779) += clk-r8a7779.o
|
|
obj-$(CONFIG_CLK_R8A7790) += r8a7790-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7791) += r8a7791-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7792) += r8a7792-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7794) += r8a7794-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7795) += r8a7795-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7796) += r8a7796-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77965) += r8a77965-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77970) += r8a77970-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77980) += r8a77980-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77990) += r8a77990-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77995) += r8a77995-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_SH73A0) += clk-sh73a0.o
|
|
|
|
# Family
|
|
obj-$(CONFIG_CLK_RCAR_GEN2) += clk-rcar-gen2.o
|
|
obj-$(CONFIG_CLK_RCAR_GEN2_CPG) += rcar-gen2-cpg.o
|
|
obj-$(CONFIG_CLK_RCAR_GEN3_CPG) += rcar-gen3-cpg.o
|
|
obj-$(CONFIG_CLK_RCAR_USB2_CLOCK_SEL) += rcar-usb2-clock-sel.o
|
|
|
|
# Generic
|
|
obj-$(CONFIG_CLK_RENESAS_CPG_MSSR) += renesas-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_RENESAS_CPG_MSTP) += clk-mstp.o
|
|
obj-$(CONFIG_CLK_RENESAS_DIV6) += clk-div6.o
|