mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 04:36:40 +07:00
8ac686d7df
The assigned parent clocks should be normally specified in the consumer device's DT node, this ensures respective driver always sees correct clock settings when required. This patch fixes regression in audio subsystem on Odroid XU3/XU4 boards that appeared after commits: commit647d04f8e0("ASoC: samsung: i2s: Ensure the RCLK rate is properly determined") commit995e73e55f("ASoC: samsung: i2s: Fix rclk_srcrate handling") commit48279c53fd("ASoC: samsung: i2s: Prevent external abort on exynos5433 I2S1 access") Without this patch the driver gets wrong clock as the I2S function clock (op_clk) in probe() and effectively the clock which is finally assigned from DT is not being enabled/disabled in the runtime resume/suspend ops. Without the above listed commits the EXYNOS_I2S_BUS clock was always set as parent of CLK_I2S_RCLK_SRC regardless of DT settings so there was no issue with not enabled EXYNOS_SCLK_I2S. Cc: <stable@vger.kernel.org> # 4.17.x Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com> Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
87 lines
1.9 KiB
Plaintext
87 lines
1.9 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Hardkernel Odroid XU3 audio subsystem device tree source
|
|
*
|
|
* Copyright (c) 2015 Krzysztof Kozlowski
|
|
* Copyright (c) 2014 Collabora Ltd.
|
|
* Copyright (c) 2013 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com
|
|
*/
|
|
|
|
#include <dt-bindings/sound/samsung-i2s.h>
|
|
|
|
/ {
|
|
sound: sound {
|
|
compatible = "samsung,odroid-xu3-audio";
|
|
model = "Odroid-XU3";
|
|
|
|
samsung,audio-widgets =
|
|
"Headphone", "Headphone Jack",
|
|
"Speakers", "Speakers";
|
|
samsung,audio-routing =
|
|
"Headphone Jack", "HPL",
|
|
"Headphone Jack", "HPR",
|
|
"Headphone Jack", "MICBIAS",
|
|
"IN1", "Headphone Jack",
|
|
"Speakers", "SPKL",
|
|
"Speakers", "SPKR";
|
|
|
|
assigned-clocks = <&clock CLK_MOUT_EPLL>,
|
|
<&clock CLK_MOUT_MAU_EPLL>,
|
|
<&clock CLK_MOUT_USER_MAU_EPLL>,
|
|
<&clock_audss EXYNOS_MOUT_AUDSS>,
|
|
<&clock_audss EXYNOS_MOUT_I2S>,
|
|
<&clock_audss EXYNOS_DOUT_SRP>,
|
|
<&clock_audss EXYNOS_DOUT_AUD_BUS>,
|
|
<&clock_audss EXYNOS_DOUT_I2S>;
|
|
|
|
assigned-clock-parents = <&clock CLK_FOUT_EPLL>,
|
|
<&clock CLK_MOUT_EPLL>,
|
|
<&clock CLK_MOUT_MAU_EPLL>,
|
|
<&clock CLK_MAU_EPLL>,
|
|
<&clock_audss EXYNOS_MOUT_AUDSS>;
|
|
|
|
assigned-clock-rates = <0>,
|
|
<0>,
|
|
<0>,
|
|
<0>,
|
|
<0>,
|
|
<196608001>,
|
|
<(196608002 / 2)>,
|
|
<196608000>;
|
|
|
|
cpu {
|
|
sound-dai = <&i2s0 0>;
|
|
};
|
|
codec {
|
|
sound-dai = <&hdmi>, <&max98090>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&clock_audss {
|
|
assigned-clocks = <&clock_audss EXYNOS_DOUT_SRP>,
|
|
<&clock CLK_FOUT_EPLL>;
|
|
assigned-clock-rates = <(196608000 / 256)>,
|
|
<196608000>;
|
|
};
|
|
|
|
&hsi2c_5 {
|
|
status = "okay";
|
|
max98090: max98090@10 {
|
|
compatible = "maxim,max98090";
|
|
reg = <0x10>;
|
|
interrupt-parent = <&gpx3>;
|
|
interrupts = <2 IRQ_TYPE_NONE>;
|
|
clocks = <&i2s0 CLK_I2S_CDCLK>;
|
|
clock-names = "mclk";
|
|
#sound-dai-cells = <0>;
|
|
};
|
|
};
|
|
|
|
&i2s0 {
|
|
status = "okay";
|
|
assigned-clocks = <&i2s0 CLK_I2S_RCLK_SRC>;
|
|
assigned-clock-parents = <&clock_audss EXYNOS_SCLK_I2S>;
|
|
};
|